PNG  IHDRX cHRMz&u0`:pQ<bKGD pHYsodtIME MeqIDATxw]Wug^Qd˶ 6`!N:!@xI~)%7%@Bh&`lnjVF29gΨ4E$|>cɚ{gk= %,a KX%,a KX%,a KX%,a KX%,a KX%,a KX%, b` ǟzeאfp]<!SJmɤY޲ڿ,%c ~ع9VH.!Ͳz&QynֺTkRR.BLHi٪:l;@(!MԴ=žI,:o&N'Kù\vRmJ雵֫AWic H@" !: Cé||]k-Ha oݜ:y F())u]aG7*JV@J415p=sZH!=!DRʯvɱh~V\}v/GKY$n]"X"}t@ xS76^[bw4dsce)2dU0 CkMa-U5tvLƀ~mlMwfGE/-]7XAƟ`׮g ewxwC4\[~7@O-Q( a*XGƒ{ ՟}$_y3tĐƤatgvێi|K=uVyrŲlLӪuܿzwk$m87k( `múcE)"@rK( z4$D; 2kW=Xb$V[Ru819קR~qloѱDyįݎ*mxw]y5e4K@ЃI0A D@"BDk_)N\8͜9dz"fK0zɿvM /.:2O{ Nb=M=7>??Zuo32 DLD@D| &+֎C #B8ַ`bOb $D#ͮҪtx]%`ES`Ru[=¾!@Od37LJ0!OIR4m]GZRJu$‡c=%~s@6SKy?CeIh:[vR@Lh | (BhAMy=݃  G"'wzn޺~8ԽSh ~T*A:xR[ܹ?X[uKL_=fDȊ؂p0}7=D$Ekq!/t.*2ʼnDbŞ}DijYaȲ(""6HA;:LzxQ‘(SQQ}*PL*fc\s `/d'QXW, e`#kPGZuŞuO{{wm[&NBTiiI0bukcA9<4@SӊH*؎4U/'2U5.(9JuDfrޱtycU%j(:RUbArLֺN)udA':uGQN"-"Is.*+k@ `Ojs@yU/ H:l;@yyTn}_yw!VkRJ4P)~y#)r,D =ě"Q]ci'%HI4ZL0"MJy 8A{ aN<8D"1#IJi >XjX֔#@>-{vN!8tRݻ^)N_╗FJEk]CT՟ YP:_|H1@ CBk]yKYp|og?*dGvzنzӴzjֺNkC~AbZƷ`.H)=!QͷVTT(| u78y֮}|[8-Vjp%2JPk[}ԉaH8Wpqhwr:vWª<}l77_~{s۴V+RCģ%WRZ\AqHifɤL36: #F:p]Bq/z{0CU6ݳEv_^k7'>sq*+kH%a`0ԣisqにtү04gVgW΂iJiS'3w.w}l6MC2uԯ|>JF5`fV5m`Y**Db1FKNttu]4ccsQNnex/87+}xaUW9y>ͯ骵G{䩓Գ3+vU}~jJ.NFRD7<aJDB1#ҳgSb,+CS?/ VG J?|?,2#M9}B)MiE+G`-wo߫V`fio(}S^4e~V4bHOYb"b#E)dda:'?}׮4繏`{7Z"uny-?ǹ;0MKx{:_pÚmFמ:F " .LFQLG)Q8qN q¯¯3wOvxDb\. BKD9_NN &L:4D{mm o^tֽ:q!ƥ}K+<"m78N< ywsard5+Š²z~mnG)=}lYݧNj'QJS{S :UYS-952?&O-:W}(!6Mk4+>A>j+i|<<|;ر^߉=HE|V#F)Emm#}/"y GII웻Jі94+v뾧xu~5C95~ūH>c@덉pʃ1/4-A2G%7>m;–Y,cyyaln" ?ƻ!ʪ<{~h~i y.zZB̃/,雋SiC/JFMmBH&&FAbϓO^tubbb_hZ{_QZ-sύodFgO(6]TJA˯#`۶ɟ( %$&+V'~hiYy>922 Wp74Zkq+Ovn錄c>8~GqܲcWꂎz@"1A.}T)uiW4="jJ2W7mU/N0gcqܗOO}?9/wìXžΏ0 >֩(V^Rh32!Hj5`;O28؇2#ݕf3 ?sJd8NJ@7O0 b־?lldщ̡&|9C.8RTWwxWy46ah嘦mh٤&l zCy!PY?: CJyв]dm4ǜҐR޻RլhX{FƯanшQI@x' ao(kUUuxW_Ñ줮[w8 FRJ(8˼)_mQ _!RJhm=!cVmm ?sFOnll6Qk}alY}; "baӌ~M0w,Ggw2W:G/k2%R,_=u`WU R.9T"v,<\Ik޽/2110Ӿxc0gyC&Ny޽JҢrV6N ``یeA16"J³+Rj*;BϜkZPJaÍ<Jyw:NP8/D$ 011z֊Ⱳ3ι֘k1V_"h!JPIΣ'ɜ* aEAd:ݺ>y<}Lp&PlRfTb1]o .2EW\ͮ]38؋rTJsǏP@芎sF\> P^+dYJLbJ C-xϐn> ι$nj,;Ǖa FU *择|h ~izť3ᤓ`K'-f tL7JK+vf2)V'-sFuB4i+m+@My=O҈0"|Yxoj,3]:cо3 $#uŘ%Y"y죯LebqtҢVzq¼X)~>4L׶m~[1_k?kxֺQ`\ |ٛY4Ѯr!)N9{56(iNq}O()Em]=F&u?$HypWUeB\k]JɩSع9 Zqg4ZĊo oMcjZBU]B\TUd34ݝ~:7ڶSUsB0Z3srx 7`:5xcx !qZA!;%͚7&P H<WL!džOb5kF)xor^aujƍ7 Ǡ8/p^(L>ὴ-B,{ۇWzֺ^k]3\EE@7>lYBȝR.oHnXO/}sB|.i@ɥDB4tcm,@ӣgdtJ!lH$_vN166L__'Z)y&kH;:,Y7=J 9cG) V\hjiE;gya~%ks_nC~Er er)muuMg2;֫R)Md) ,¶ 2-wr#F7<-BBn~_(o=KO㭇[Xv eN_SMgSҐ BS헃D%g_N:/pe -wkG*9yYSZS.9cREL !k}<4_Xs#FmҶ:7R$i,fi!~' # !6/S6y@kZkZcX)%5V4P]VGYq%H1!;e1MV<!ϐHO021Dp= HMs~~a)ަu7G^];git!Frl]H/L$=AeUvZE4P\.,xi {-~p?2b#amXAHq)MWǾI_r`S Hz&|{ +ʖ_= (YS(_g0a03M`I&'9vl?MM+m~}*xT۲(fY*V4x@29s{DaY"toGNTO+xCAO~4Ϳ;p`Ѫ:>Ҵ7K 3}+0 387x\)a"/E>qpWB=1 ¨"MP(\xp߫́A3+J] n[ʼnӼaTbZUWb={~2ooKױӰp(CS\S筐R*JغV&&"FA}J>G֐p1ٸbk7 ŘH$JoN <8s^yk_[;gy-;߉DV{c B yce% aJhDȶ 2IdйIB/^n0tNtџdcKj4϶v~- CBcgqx9= PJ) dMsjpYB] GD4RDWX +h{y`,3ꊕ$`zj*N^TP4L:Iz9~6s) Ga:?y*J~?OrMwP\](21sZUD ?ܟQ5Q%ggW6QdO+\@ ̪X'GxN @'4=ˋ+*VwN ne_|(/BDfj5(Dq<*tNt1х!MV.C0 32b#?n0pzj#!38}޴o1KovCJ`8ŗ_"]] rDUy޲@ Ȗ-;xџ'^Y`zEd?0„ DAL18IS]VGq\4o !swV7ˣι%4FѮ~}6)OgS[~Q vcYbL!wG3 7띸*E Pql8=jT\꘿I(z<[6OrR8ºC~ډ]=rNl[g|v TMTղb-o}OrP^Q]<98S¤!k)G(Vkwyqyr޽Nv`N/e p/~NAOk \I:G6]4+K;j$R:Mi #*[AȚT,ʰ,;N{HZTGMoּy) ]%dHء9Պ䠬|<45,\=[bƟ8QXeB3- &dҩ^{>/86bXmZ]]yޚN[(WAHL$YAgDKp=5GHjU&99v簪C0vygln*P)9^͞}lMuiH!̍#DoRBn9l@ xA/_v=ȺT{7Yt2N"4!YN`ae >Q<XMydEB`VU}u]嫇.%e^ánE87Mu\t`cP=AD/G)sI"@MP;)]%fH9'FNsj1pVhY&9=0pfuJ&gޤx+k:!r˭wkl03׼Ku C &ѓYt{.O.zҏ z}/tf_wEp2gvX)GN#I ݭ߽v/ .& и(ZF{e"=V!{zW`, ]+LGz"(UJp|j( #V4, 8B 0 9OkRrlɱl94)'VH9=9W|>PS['G(*I1==C<5"Pg+x'K5EMd؞Af8lG ?D FtoB[je?{k3zQ vZ;%Ɠ,]E>KZ+T/ EJxOZ1i #T<@ I}q9/t'zi(EMqw`mYkU6;[t4DPeckeM;H}_g pMww}k6#H㶏+b8雡Sxp)&C $@'b,fPߑt$RbJ'vznuS ~8='72_`{q纶|Q)Xk}cPz9p7O:'|G~8wx(a 0QCko|0ASD>Ip=4Q, d|F8RcU"/KM opKle M3#i0c%<7׿p&pZq[TR"BpqauIp$ 8~Ĩ!8Սx\ւdT>>Z40ks7 z2IQ}ItԀ<-%S⍤};zIb$I 5K}Q͙D8UguWE$Jh )cu4N tZl+[]M4k8֦Zeq֮M7uIqG 1==tLtR,ƜSrHYt&QP윯Lg' I,3@P'}'R˪e/%-Auv·ñ\> vDJzlӾNv5:|K/Jb6KI9)Zh*ZAi`?S {aiVDԲuy5W7pWeQJk֤#5&V<̺@/GH?^τZL|IJNvI:'P=Ϛt"¨=cud S Q.Ki0 !cJy;LJR;G{BJy޺[^8fK6)=yʊ+(k|&xQ2`L?Ȓ2@Mf 0C`6-%pKpm')c$׻K5[J*U[/#hH!6acB JA _|uMvDyk y)6OPYjœ50VT K}cǻP[ $:]4MEA.y)|B)cf-A?(e|lɉ#P9V)[9t.EiQPDѠ3ϴ;E:+Օ t ȥ~|_N2,ZJLt4! %ա]u {+=p.GhNcŞQI?Nd'yeh n7zi1DB)1S | S#ًZs2|Ɛy$F SxeX{7Vl.Src3E℃Q>b6G ўYCmtկ~=K0f(=LrAS GN'ɹ9<\!a`)֕y[uՍ[09` 9 +57ts6}b4{oqd+J5fa/,97J#6yν99mRWxJyѡyu_TJc`~W>l^q#Ts#2"nD1%fS)FU w{ܯ R{ ˎ󅃏џDsZSQS;LV;7 Od1&1n$ N /.q3~eNɪ]E#oM~}v֯FڦwyZ=<<>Xo稯lfMFV6p02|*=tV!c~]fa5Y^Q_WN|Vs 0ҘދU97OI'N2'8N֭fgg-}V%y]U4 峧p*91#9U kCac_AFңĪy뚇Y_AiuYyTTYЗ-(!JFLt›17uTozc. S;7A&&<ԋ5y;Ro+:' *eYJkWR[@F %SHWP 72k4 qLd'J "zB6{AC0ƁA6U.'F3:Ȅ(9ΜL;D]m8ڥ9}dU "v!;*13Rg^fJyShyy5auA?ɩGHRjo^]׽S)Fm\toy 4WQS@mE#%5ʈfFYDX ~D5Ϡ9tE9So_aU4?Ѽm%&c{n>.KW1Tlb}:j uGi(JgcYj0qn+>) %\!4{LaJso d||u//P_y7iRJ߬nHOy) l+@$($VFIQ9%EeKʈU. ia&FY̒mZ=)+qqoQn >L!qCiDB;Y<%} OgBxB!ØuG)WG9y(Ą{_yesuZmZZey'Wg#C~1Cev@0D $a@˲(.._GimA:uyw֬%;@!JkQVM_Ow:P.s\)ot- ˹"`B,e CRtaEUP<0'}r3[>?G8xU~Nqu;Wm8\RIkբ^5@k+5(By'L&'gBJ3ݶ!/㮻w҅ yqPWUg<e"Qy*167΃sJ\oz]T*UQ<\FԎ`HaNmڜ6DysCask8wP8y9``GJ9lF\G g's Nn͵MLN֪u$| /|7=]O)6s !ĴAKh]q_ap $HH'\1jB^s\|- W1:=6lJBqjY^LsPk""`]w)󭃈,(HC ?䔨Y$Sʣ{4Z+0NvQkhol6C.婧/u]FwiVjZka&%6\F*Ny#8O,22+|Db~d ~Çwc N:FuuCe&oZ(l;@ee-+Wn`44AMK➝2BRՈt7g*1gph9N) *"TF*R(#'88pm=}X]u[i7bEc|\~EMn}P瘊J)K.0i1M6=7'_\kaZ(Th{K*GJyytw"IO-PWJk)..axӝ47"89Cc7ĐBiZx 7m!fy|ϿF9CbȩV 9V-՛^pV̌ɄS#Bv4-@]Vxt-Z, &ֺ*diؠ2^VXbs֔Ìl.jQ]Y[47gj=幽ex)A0ip׳ W2[ᎇhuE^~q흙L} #-b۸oFJ_QP3r6jr+"nfzRJTUqoaۍ /$d8Mx'ݓ= OՃ| )$2mcM*cЙj}f };n YG w0Ia!1Q.oYfr]DyISaP}"dIӗթO67jqR ҊƐƈaɤGG|h;t]䗖oSv|iZqX)oalv;۩meEJ\!8=$4QU4Xo&VEĊ YS^E#d,yX_> ۘ-e\ "Wa6uLĜZi`aD9.% w~mB(02G[6y.773a7 /=o7D)$Z 66 $bY^\CuP. (x'"J60׿Y:Oi;F{w佩b+\Yi`TDWa~|VH)8q/=9!g߆2Y)?ND)%?Ǐ`k/sn:;O299yB=a[Ng 3˲N}vLNy;*?x?~L&=xyӴ~}q{qE*IQ^^ͧvü{Huu=R|>JyUlZV, B~/YF!Y\u_ݼF{_C)LD]m {H 0ihhadd nUkf3oٺCvE\)QJi+֥@tDJkB$1!Đr0XQ|q?d2) Ӣ_}qv-< FŊ߫%roppVBwü~JidY4:}L6M7f٬F "?71<2#?Jyy4뷢<_a7_=Q E=S1И/9{+93֮E{ǂw{))?maÆm(uLE#lïZ  ~d];+]h j?!|$F}*"4(v'8s<ŏUkm7^7no1w2ؗ}TrͿEk>p'8OB7d7R(A 9.*Mi^ͳ; eeUwS+C)uO@ =Sy]` }l8^ZzRXj[^iUɺ$tj))<sbDJfg=Pk_{xaKo1:-uyG0M ԃ\0Lvuy'ȱc2Ji AdyVgVh!{]/&}}ċJ#%d !+87<;qN޼Nفl|1N:8ya  8}k¾+-$4FiZYÔXk*I&'@iI99)HSh4+2G:tGhS^繿 Kتm0 вDk}֚+QT4;sC}rՅE,8CX-e~>G&'9xpW,%Fh,Ry56Y–hW-(v_,? ; qrBk4-V7HQ;ˇ^Gv1JVV%,ik;D_W!))+BoS4QsTM;gt+ndS-~:11Sgv!0qRVh!"Ȋ(̦Yl.]PQWgٳE'`%W1{ndΗBk|Ž7ʒR~,lnoa&:ü$ 3<a[CBݮwt"o\ePJ=Hz"_c^Z.#ˆ*x z̝grY]tdkP*:97YľXyBkD4N.C_[;F9`8& !AMO c `@BA& Ost\-\NX+Xp < !bj3C&QL+*&kAQ=04}cC!9~820G'PC9xa!w&bo_1 Sw"ܱ V )Yl3+ס2KoXOx]"`^WOy :3GO0g;%Yv㐫(R/r (s } u B &FeYZh0y> =2<Ϟc/ -u= c&׭,.0"g"7 6T!vl#sc>{u/Oh Bᾈ)۴74]x7 gMӒ"d]U)}" v4co[ ɡs 5Gg=XR14?5A}D "b{0$L .\4y{_fe:kVS\\O]c^W52LSBDM! C3Dhr̦RtArx4&agaN3Cf<Ԉp4~ B'"1@.b_/xQ} _߃҉/gٓ2Qkqp0շpZ2fԫYz< 4L.Cyυι1t@鎫Fe sYfsF}^ V}N<_`p)alٶ "(XEAVZ<)2},:Ir*#m_YӼ R%a||EƼIJ,,+f"96r/}0jE/)s)cjW#w'Sʯ5<66lj$a~3Kʛy 2:cZ:Yh))+a߭K::N,Q F'qB]={.]h85C9cr=}*rk?vwV렵ٸW Rs%}rNAkDv|uFLBkWY YkX מ|)1!$#3%y?pF<@<Rr0}: }\J [5FRxY<9"SQdE(Q*Qʻ)q1E0B_O24[U'],lOb ]~WjHޏTQ5Syu wq)xnw8~)c 쫬gٲߠ H% k5dƝk> kEj,0% b"vi2Wس_CuK)K{n|>t{P1򨾜j>'kEkƗBg*H%'_aY6Bn!TL&ɌOb{c`'d^{t\i^[uɐ[}q0lM˕G:‚4kb祔c^:?bpg… +37stH:0}en6x˟%/<]BL&* 5&fK9Mq)/iyqtA%kUe[ڛKN]Ě^,"`/ s[EQQm?|XJ߅92m]G.E΃ח U*Cn.j_)Tѧj̿30ڇ!A0=͜ar I3$C^-9#|pk!)?7.x9 @OO;WƝZBFU keZ75F6Tc6"ZȚs2y/1 ʵ:u4xa`C>6Rb/Yм)^=+~uRd`/|_8xbB0?Ft||Z\##|K 0>>zxv8۴吅q 8ĥ)"6>~\8:qM}#͚'ĉ#p\׶ l#bA?)|g g9|8jP(cr,BwV (WliVxxᡁ@0Okn;ɥh$_ckCgriv}>=wGzβ KkBɛ[˪ !J)h&k2%07δt}!d<9;I&0wV/ v 0<H}L&8ob%Hi|޶o&h1L|u֦y~󛱢8fٲUsւ)0oiFx2}X[zVYr_;N(w]_4B@OanC?gĦx>мgx>ΛToZoOMp>40>V Oy V9iq!4 LN,ˢu{jsz]|"R޻&'ƚ{53ўFu(<٪9:΋]B;)B>1::8;~)Yt|0(pw2N%&X,URBK)3\zz&}ax4;ǟ(tLNg{N|Ǽ\G#C9g$^\}p?556]/RP.90 k,U8/u776s ʪ_01چ|\N 0VV*3H鴃J7iI!wG_^ypl}r*jɤSR 5QN@ iZ#1ٰy;_\3\BQQ x:WJv츟ٯ$"@6 S#qe딇(/P( Dy~TOϻ<4:-+F`0||;Xl-"uw$Цi󼕝mKʩorz"mϺ$F:~E'ҐvD\y?Rr8_He@ e~O,T.(ފR*cY^m|cVR[8 JҡSm!ΆԨb)RHG{?MpqrmN>߶Y)\p,d#xۆWY*,l6]v0h15M˙MS8+EdI='LBJIH7_9{Caз*Lq,dt >+~ّeʏ?xԕ4bBAŚjﵫ!'\Ը$WNvKO}ӽmSşذqsOy?\[,d@'73'j%kOe`1.g2"e =YIzS2|zŐƄa\U,dP;jhhhaxǶ?КZ՚.q SE+XrbOu%\GتX(H,N^~]JyEZQKceTQ]VGYqnah;y$cQahT&QPZ*iZ8UQQM.qo/T\7X"u?Mttl2Xq(IoW{R^ ux*SYJ! 4S.Jy~ BROS[V|žKNɛP(L6V^|cR7i7nZW1Fd@ Ara{詑|(T*dN]Ko?s=@ |_EvF]׍kR)eBJc" MUUbY6`~V޴dJKß&~'d3i WWWWWW

F1l3 Manager

Current Directory: /usr/lib/firmware/qcom/kaanapali
/usr/lib/firmware/qcom/kaanapali/
Viewing File: /usr/lib/firmware/qcom/kaanapali/adsp_dtb.mbn
ELF((�44 �(�(����88� ����8M�(F�M�qcom,kaanapaliqcom,kaanapali board-id#,default_process-kaanapali-1.0-adsp6�soc @�glink qcom,glinkPHproc-infoXxport-smem-configedge-01]i@s |�N edge-02]i@s |�N edge-03]is |9�N edge-04]i@s |�N xport-qmp-configedge-01 �aop_adsp]��� |��ipc_routerqcom,ipc_routerproc-infoadsp devcfg-glink-xalsedge-01SMEMapss#IPCRTR+3�< G�� �edge-02SMEMmpss#IPCRTR+3�< G�� �edge-03SMEMcdsp#IPCRTR+3�< G�� �devcfg-mhi-xalsedge-01MHIwpssO2Z3smp2p qcom,smp2pproc-infoemtsmp2p-interruptsintr-01���intr-02���smem qcom,smem �CORE_TOP_CSR�� � 0� @ @ipcc  qcom,ipccipcc@1103000qcom,ipcc-protocol���MPROC��y D!"#:;-.9@�ipcc@11c1000qcom,ipcc-protocol�� �COMPUTE_L0��N D !"# /9 -.@�ipcc@1281000qcom,ipcc-protocol�� �COMPUTE_L1��� D !"# /9 -.@�ipcc@1341000qcom,ipcc-protocol���PERIPH��� ( !"#-@�ipcc@1401000qcom,ipcc-protocol���FENCE��� d !"# /9�������� -.@�ipcc_legacy@6888004��@�ipcc_legacy_sdcqcom,ipcc-legacy$���89:;+ �@timetick timer@68a2000qcom,timetick��  4SystemTimer?$�JT@�timer@68a3000qcom,timetick��0 4WakeUpTimer?$�JT@�pinctrl@f100000$qcom,kaanapali-pinctrlqcom,pinctrl��d�k q����>OVBu��}P�summarydirectconn0directconn1directconn2directconn3directconn4directconn5� �GPIOINTADSP@�ibi_i3c_qup1_se4_scl�%@ibi_i3c_qup1_se4_sda�$@ibi_i3c_qup1_se7_scl�=@#ibi_i3c_qup1_se7_sda�<@"ibi_i3c_qup2_se0_scl�@)ibi_i3c_qup2_se0_sda�@(ibi_i3c_qup2_se1_scl�@/ibi_i3c_qup2_se1_sda�@.ibi_i3c_qup3_se1_scl� @�ibi_i3c_qup3_se1_sda�@�ibi_i3c_qup3_se2_scl� @�ibi_i3c_qup3_se2_sda� @�ibi_i3c_qup4_se0_scl�1@Yibi_i3c_qup4_se0_sda�0@Xibi_i3c_qup4_se1_scl�@_ibi_i3c_qup4_se1_sda�@^ibi_i3c_qup4_se2_scl�!@eibi_i3c_qup4_se2_sda� @dqup1_se0_l0�P@qup1_se0_l1�S@qup1_se0_l2�R@qup1_se0_l3�Q@qup1_se1_l0�J@qup1_se1_l1�K@qup1_se1_l2�L@qup1_se1_l3�M@ qup1_se2_l0�(@ qup1_se2_l1�)@ qup1_se2_l2�*@ qup1_se2_l3�+@ qup1_se2_l4��@�qup1_se2_l5��@�qup1_se2_l6��@�qup1_se3_l0�,@qup1_se3_l1�-@qup1_se3_l2�.@qup1_se3_l3�/@qup1_se4_l0�$@qup1_se4_l1�%@qup1_se4_l2�&@qup1_se4_l3�'@qup1_se5_l0�4@qup1_se5_l1�5@qup1_se5_l2�6@qup1_se5_l3�7@qup1_se6_l0�8@qup1_se6_l1�9@qup1_se6_l2�:@qup1_se6_l3�;@qup1_se7_l0�<@ qup1_se7_l1�=@!qup1_se7_l2�>@$qup1_se7_l3�?@%qup2_se0_l0�@&qup2_se0_l1�@'qup2_se0_l2�@*qup2_se0_l3�@+qup2_se1_l0�@,qup2_se1_l1�@-qup2_se1_l2�@0qup2_se1_l3�@1qup2_se2_l0�u@2qup2_se2_l1�v@3qup2_se2_l2�w@4qup2_se2_l3�x@5qup2_se3_l0�z@6qup2_se3_l1�{@7qup2_se3_l2�|@8qup2_se3_l3�}@9qup2_se4_l0��@:qup2_se4_l1��@;qup2_se4_l2��@<qup2_se4_l3��@=qup3_se0_l0�@@>qup3_se0_l1�A@?qup3_se0_l2�@@@qup3_se0_l3�A@Aqup3_se1_l0�@Bqup3_se1_l1� @Cqup3_se1_l2� @Dqup3_se1_l3� @Equp3_se1_l4� @�qup3_se1_l5�@�qup3_se1_l6� @�qup3_se2_l0� @Fqup3_se2_l1� @Gqup3_se2_l2�@Hqup3_se2_l3�@Iqup3_se3_l0�@Jqup3_se3_l1�@Kqup3_se3_l2�@Lqup3_se3_l3�@Mqup3_se4_l0�@Nqup3_se4_l1�@Oqup3_se4_l2�@Pqup3_se4_l3�@Qqup3_se4_l6�@�qup3_se5_l0�@Rqup3_se5_l1�@Squp3_se5_l2�@Tqup3_se5_l3�@Uqup4_se0_l0�0@Vqup4_se0_l1�1@Wqup4_se0_l2�2@Zqup4_se0_l3�3@[qup4_se1_l0�@\qup4_se1_l1�@]qup4_se1_l2�@`qup4_se1_l3�@aqup4_se2_l0� @bqup4_se2_l1�!@cqup4_se2_l2�"@fqup4_se2_l3�#@gqup4_se3_l0�y@hqup4_se3_l1�T@iqup4_se3_l2�y@jqup4_se3_l3�T@kqup4_se4_l0��@lqup4_se4_l1��@mqup4_se4_l2��@nqup4_se4_l3��@otop_qup1_se0_i2c_active�� � @top_qup1_se0_i2c_sleep���@top_qup1_se0_spi_active �XXXX@top_qup1_se0_spi_sleep ��!�!�!�!@top_qup1_se0_uart_active �����@top_qup1_se0_uart_sleep �����@top_qup1_se1_i2c_active�� � @top_qup1_se1_i2c_sleep���@top_qup1_se1_spi_active �XXX X@ top_qup1_se1_spi_sleep ��!�!�! �!@!top_qup1_se1_uart_active ���� �@"top_qup1_se1_uart_sleep ���� �@#top_qup1_se2_i2c_active� � � @$top_qup1_se2_i2c_sleep� � �@%top_qup1_se2_spi_active � X X X X@&top_qup1_se2_spi_sleep � �! �! �! �!@'top_qup1_se2_uart_active � � � � �@(top_qup1_se2_uart_sleep � � � � �@)top_qup1_se3_i2c_active�� � @*top_qup1_se3_i2c_sleep���@+top_qup1_se3_spi_active �XXXX@,top_qup1_se3_spi_sleep ��!�!�!�!@-top_qup1_se3_uart_active �����@.top_qup1_se3_uart_sleep �����@/top_qup1_se4_i2c_active�� � @0top_qup1_se4_i2c_sleep���@1top_qup1_se4_i3c_active�� � @2top_qup1_se4_i3c_sleep��!�!@3top_qup1_se4_i3c_ibi_active�� � @4top_qup1_se4_i3c_ibi_sleep��!�!@5top_qup1_se4_spi_active �XXXX@6top_qup1_se4_spi_sleep ��!�!�!�!@7top_qup1_se4_uart_active �����@8top_qup1_se4_uart_sleep �����@9top_qup1_se5_i2c_active�� � @:top_qup1_se5_i2c_sleep���@;top_qup1_se5_spi_active �XXXX@<top_qup1_se5_spi_sleep ��!�!�!�!@=top_qup1_se5_uart_active �����@>top_qup1_se5_uart_sleep �����@?top_qup1_se6_i2c_active�� � @@top_qup1_se6_i2c_sleep���@Atop_qup1_se6_spi_active �XXXX@Btop_qup1_se6_spi_sleep ��!�!�!�!@Ctop_qup1_se6_uart_active �����@Dtop_qup1_se6_uart_sleep �����@Etop_qup1_se7_i2c_active� � !� @Ftop_qup1_se7_i2c_sleep� �!�@Gtop_qup1_se7_i3c_active� � !� @Htop_qup1_se7_i3c_sleep� �!!�!@Itop_qup1_se7_i3c_ibi_active�"� #� @Jtop_qup1_se7_i3c_ibi_sleep�"�!#�!@Ktop_qup1_se7_spi_active � X!X$X%X@Ltop_qup1_se7_spi_sleep � �!!�!$�!%�!@Mtop_qup1_se7_uart_active � �!�$�%�@Ntop_qup1_se7_uart_sleep � �!�$�%�@Otop_qup2_se0_i2c_active�&� '� @Ptop_qup2_se0_i2c_sleep�&�'�@Qtop_qup2_se0_i3c_active�&� '� @Rtop_qup2_se0_i3c_sleep�&�!'�!@Stop_qup2_se0_i3c_ibi_active�(� )� @Ttop_qup2_se0_i3c_ibi_sleep�(�!)�!@Utop_qup2_se0_spi_active �&X'X*X+X@Vtop_qup2_se0_spi_sleep �&�!'�!*�!+�!@Wtop_qup2_se0_uart_active �&�'�*�+�@Xtop_qup2_se0_uart_sleep �&�'�*�+�@Ytop_qup2_se1_i2c_active�,� -� @Ztop_qup2_se1_i2c_sleep�,�-�@[top_qup2_se1_i3c_active�,� -� @\top_qup2_se1_i3c_sleep�,�!-�!@]top_qup2_se1_i3c_ibi_active�.� /� @^top_qup2_se1_i3c_ibi_sleep�.�!/�!@_top_qup2_se1_spi_active �,X-X0X1X@`top_qup2_se1_spi_sleep �,�!-�!0�!1�!@atop_qup2_se1_uart_active �,�-�0�1�@btop_qup2_se1_uart_sleep �,�-�0�1�@ctop_qup2_se2_i2c_active�2� 3� @dtop_qup2_se2_i2c_sleep�2�3�@etop_qup2_se2_spi_active �2X3X4X5X@ftop_qup2_se2_spi_sleep �2�!3�!4�!5�!@gtop_qup2_se2_uart_active �2�3�4�5�@htop_qup2_se2_uart_sleep �2�3�4�5�@itop_qup2_se3_i2c_active�6� 7� @jtop_qup2_se3_i2c_sleep�6�7�@ktop_qup2_se3_spi_active �6X7X8X9X@ltop_qup2_se3_spi_sleep �6�!7�!8�!9�!@mtop_qup2_se3_uart_active �6�7�8�9�@ntop_qup2_se3_uart_sleep �6�7�8�9�@otop_qup2_se4_i2c_active�:� ;� @ptop_qup2_se4_i2c_sleep�:�;�@qtop_qup2_se4_spi_active �:X;X<X=X@rtop_qup2_se4_spi_sleep �:�!;�!<�!=�!@stop_qup2_se4_uart_active �:�;�<�=�@ttop_qup2_se4_uart_sleep �:�;�<�=�@utop_qup3_se0_i2c_active�>� ?� @vtop_qup3_se0_i2c_sleep�>�?�@wtop_qup3_se0_spi_active �>X?X@XAX@xtop_qup3_se0_spi_sleep �>�!?�!@�!A�!@ytop_qup3_se0_uart_active �>�?�@�A�@ztop_qup3_se0_uart_sleep �>�?�@�A�@{top_qup3_se1_i2c_active�B� C� @|top_qup3_se1_i2c_sleep�B�C�@}top_qup3_se1_spi_active �BXCXDXEX@~top_qup3_se1_spi_sleep �B�!C�!D�!E�!@top_qup3_se1_uart_active �B�C�D�E�@�top_qup3_se1_uart_sleep �B�C�D�E�@�top_qup3_se2_i2c_active�F� G� @�top_qup3_se2_i2c_sleep�F�G�@�top_qup3_se2_spi_active �FXGXHXIX@�top_qup3_se2_spi_sleep �F�!G�!H�!I�!@�top_qup3_se2_uart_active �F�G�H�I�@�top_qup3_se2_uart_sleep �F�G�H�I�@�top_qup3_se3_i2c_active�J� K� @�top_qup3_se3_i2c_sleep�J�K�@�top_qup3_se3_spi_active �JXKXLXMX@�top_qup3_se3_spi_sleep �J�!K�!L�!M�!@�top_qup3_se3_uart_active �J�K�L�M�@�top_qup3_se3_uart_sleep �J�K�L�M�@�top_qup3_se4_i2c_active�N� O� @�top_qup3_se4_i2c_sleep�N�O�@�top_qup3_se4_spi_active �NXOXPXQX@�top_qup3_se4_spi_sleep �N�!O�!P�!Q�!@�top_qup3_se4_uart_active �N�O�P�Q�@�top_qup3_se4_uart_sleep �N�O�P�Q�@�top_qup3_se5_i2c_active�R� S� @�top_qup3_se5_i2c_sleep�R�S�@�top_qup3_se5_spi_active �RXSXTXUX@�top_qup3_se5_spi_sleep �R�!S�!T�!U�!@�top_qup3_se5_uart_active �R�S�T�U�@�top_qup3_se5_uart_sleep �R�S�T�U�@�top_qup4_se0_i2c_active�V� W� @�top_qup4_se0_i2c_sleep�V�W�@�top_qup4_se0_i3c_active�V� W� @�top_qup4_se0_i3c_sleep�V�!W�!@�top_qup4_se0_i3c_ibi_active�X� Y� @�top_qup4_se0_i3c_ibi_sleep�X�!Y�!@�top_qup4_se0_spi_active �VXWXZX[X@�top_qup4_se0_spi_sleep �V�!W�!Z�![�!@�top_qup4_se0_uart_active �V�W�Z�[�@�top_qup4_se0_uart_sleep �V�W�Z�[�@�top_qup4_se1_i2c_active�\� ]� @�top_qup4_se1_i2c_sleep�\�]�@�top_qup4_se1_i3c_active�\� ]� @�top_qup4_se1_i3c_sleep�\�!]�!@�top_qup4_se1_i3c_ibi_active�^� _� @�top_qup4_se1_i3c_ibi_sleep�^�!_�!@�top_qup4_se1_spi_active �\X]X`XaX@�top_qup4_se1_spi_sleep �\�!]�!`�!a�!@�top_qup4_se1_uart_active �\�]�`�a�@�top_qup4_se1_uart_sleep �\�]�`�a�@�top_qup4_se2_i2c_active�b� c� @�top_qup4_se2_i2c_sleep�b�c�@�top_qup4_se2_i3c_active�b� c� @�top_qup4_se2_i3c_sleep�b�!c�!@�top_qup4_se2_i3c_ibi_active�d� e� @�top_qup4_se2_i3c_ibi_sleep�d�!e�!@�top_qup4_se2_spi_active �bXcXfXgX@�top_qup4_se2_spi_sleep �b�!c�!f�!g�!@�top_qup4_se2_uart_active �b�c�f�g�@�top_qup4_se2_uart_sleep �b�c�f�g�@�top_qup4_se3_i2c_active�h� i� @�top_qup4_se3_i2c_sleep�h�i�@�top_qup4_se3_spi_active �hXiXjXkX@�top_qup4_se3_spi_sleep �h�!i�!j�!k�!@�top_qup4_se3_uart_active �h�i�j�k�@�top_qup4_se3_uart_sleep �h�i�j�k�@�top_qup4_se4_i2c_active�l� m� @�top_qup4_se4_i2c_sleep�l�m�@�top_qup4_se4_spi_active �lXmXnXoX@�top_qup4_se4_spi_sleep �l�!m�!n�!o�!@�top_qup4_se4_uart_active �l�m�n�o�@�top_qup4_se4_uart_sleep �l�m�n�o�@�pinctrl@7760000$qcom,kaanapali-pinctrlqcom,pinctrl�vdk ���\EEEEEEEEEEEEEEEEEEEEEEE@�slimbus_clk�@pslimbus_data�@qslimbus_default_gpio_cfg�p�!q�!@�pinctrl@75C0000$qcom,kaanapali-pinctrlqcom,pinctrl�\d-k q���aaQQaaaaaaaaaaIEQQEEaaQQEEEEEEEEEEEEEEQQQQEEE@�ssc_gpio_10_clk� @�ssc_gpio_11_clk� @�ssc_gpio_12_clk� @�ssc_gpio_13_clk� @�ssc_gpio_14_clk�@�ssc_gpio_15_clk�@�ssc_gpio_18_clk�@�ssc_gpio_19_clk�@�ssc_gpio_26_clk�@�ssc_gpio_27_clk�@�ssc_gpio_30_clk�@�ssc_gpio_31_clk�@�ssc_gpio_32_clk� @�ssc_gpio_33_clk�!@�ssc_gpio_34_clk�"@�ssc_gpio_35_clk�#@�ssc_gpio_6_clk�@�ssc_gpio_7_clk�@�ssc_qup0_se0_l0�@rssc_qup0_se0_l1�@sssc_qup0_se1_l0�@tssc_qup0_se1_l1�@ussc_qup0_se2_l0�@vssc_qup0_se2_l1�@wssc_qup0_se2_l2�@xssc_qup0_se2_l3�@yssc_qup0_se2_l4�@�ssc_qup0_se2_l5� @�ssc_qup0_se3_l0�@zssc_qup0_se3_l1� @{ssc_qup0_se4_l0� @|ssc_qup0_se4_l1� @}ssc_qup0_se4_l2� @~ssc_qup0_se4_l3� @ssc_qup0_se4_l4�@�ssc_qup0_se4_l5�@�ssc_qup0_se5_l0�@�ssc_qup0_se5_l1�@�ssc_qup0_se5_l2�@�ssc_qup0_se5_l3�@�ssc_qup0_se6_l0�@�ssc_qup0_se6_l1�@�ssc_qup0_se6_l2�@�ssc_qup0_se6_l3�@�ssc_qup0_se7_l0�@�ssc_qup0_se7_l1�@�ssc_qup0_se7_l2�@�ssc_qup0_se7_l3�@�ssc_qup1_se0_l0�@�ssc_qup1_se0_l1�@�ssc_qup1_se1_l0�@�ssc_qup1_se1_l1�@�ssc_qup1_se2_l0�@�ssc_qup1_se2_l1�@�ssc_qup1_se2_l2�@�ssc_qup1_se2_l3�@�ssc_qup1_se3_l0�@�ssc_qup1_se3_l1�@�ssc_qup1_se4_l0�@�ssc_qup1_se4_l1�@�ssc_qup1_se5_l0� @�ssc_qup1_se5_l1�!@�ssc_qup1_se5_l2�"@�ssc_qup1_se5_l3�#@�ssc_qup1_se6_l0�$@�ssc_qup1_se6_l1�%@�ssc_qup1_se6_l2�$@�ssc_qup1_se6_l3�%@�qup_ssc0_se0_i2c_active�r� s� @�qup_ssc0_se0_i2c_sleep�r�s�@�qup_ssc0_se0_i3c_active�r� s� @�qup_ssc0_se0_i3c_sleep�r�!s�!@�qup_ssc0_se0_i3c_ibi_active�r� s� @�qup_ssc0_se0_i3c_ibi_sleep�r�!s�!@�qup_ssc0_se1_i2c_active�t� u� @�qup_ssc0_se1_i2c_sleep�t�u�@�qup_ssc0_se1_i3c_active�t� u� @�qup_ssc0_se1_i3c_sleep�t�!u�!@�qup_ssc0_se1_i3c_ibi_active�t� u� @�qup_ssc0_se1_i3c_ibi_sleep�t�!u�!@�qup_ssc0_se2_i2c_active�v� w� @�qup_ssc0_se2_i2c_sleep�v�w�@�qup_ssc0_se2_i3c_active�v� w� @�qup_ssc0_se2_i3c_sleep�v�!w�!@�qup_ssc0_se2_i3c_ibi_active�v� w� @�qup_ssc0_se2_i3c_ibi_sleep�v�!w�!@�qup_ssc0_se2_spi_active �vXwXxXyX@�qup_ssc0_se2_spi_sleep �v�!w�!x�!y�!@�qup_ssc0_se2_spi_3w_sleep�w�!x�!y�!@�qup_ssc0_se2_spi_3w_active�wXxXyX @�qup_ssc0_se3_i2c_active�z� {� @�qup_ssc0_se3_i2c_sleep�z�{�@�qup_ssc0_se3_i3c_active�z� {� @�qup_ssc0_se3_i3c_sleep�z�!{�!@�qup_ssc0_se3_i3c_ibi_active�z� {� @�qup_ssc0_se3_i3c_ibi_sleep�z�!{�!@�qup_ssc0_se4_i2c_active�|� }� @�qup_ssc0_se4_i2c_sleep�|�}�@�qup_ssc0_se4_spi_active �|X}X~XX@�qup_ssc0_se4_spi_sleep �|�!}�!~�!�!@�qup_ssc0_se4_spi_3w_active�}X~XX @�qup_ssc0_se4_spi_3w_sleep�}�!~�!�!@�qup_ssc0_se5_i2c_active��� �� @�qup_ssc0_se5_i2c_sleep�����@�qup_ssc0_se5_spi_active ��X�X�X�X@�qup_ssc0_se5_spi_sleep ���!��!��!��!@�qup_ssc0_se5_spi_3w_active��X�X�X @�qup_ssc0_se5_spi_3w_sleep���!��!��!@�qup_ssc0_se5_uart_active ���������@�qup_ssc0_se5_uart_sleep ���������@�qup_ssc0_se6_i2c_active��� �� @�qup_ssc0_se6_i2c_sleep�����@�qup_ssc0_se6_i3c_active��� �� @�qup_ssc0_se6_i3c_sleep���!��!@�qup_ssc0_se6_i3c_ibi_active��� �� @�qup_ssc0_se6_i3c_ibi_sleep���!��!@�qup_ssc0_se6_uart_active ���������@�qup_ssc0_se6_uart_sleep ���������@�qup_ssc0_se7_i2c_active��� �� @�qup_ssc0_se7_i2c_sleep�����@�qup_ssc0_se7_uart_active ���������@�qup_ssc0_se7_uart_sleep ���������@�qup_ssc1_se0_i2c_active��� �� @�qup_ssc1_se0_i2c_sleep�����@�qup_ssc1_se0_i3c_active��� �� @�qup_ssc1_se0_i3c_sleep���!��!@�qup_ssc1_se0_i3c_ibi_active��� �� @�qup_ssc1_se0_i3c_ibi_sleep���!��!@�qup_ssc1_se1_i2c_active��� �� @�qup_ssc1_se1_i2c_sleep�����@�qup_ssc1_se1_i3c_active��� �� @�qup_ssc1_se1_i3c_sleep���!��!@�qup_ssc1_se1_i3c_ibi_active��� �� @�qup_ssc1_se1_i3c_ibi_sleep���!��!@�qup_ssc1_se2_i2c_active��� �� @�qup_ssc1_se2_i2c_sleep�����@�qup_ssc1_se2_i3c_active��� �� @�qup_ssc1_se2_i3c_sleep���!��!@�qup_ssc1_se2_i3c_ibi_active��� �� @�qup_ssc1_se2_i3c_ibi_sleep���!��!@�qup_ssc1_se2_spi_active ��X�X�X�X@�qup_ssc1_se2_spi_sleep ���!��!��!��!@�qup_ssc1_se2_spi_3w_active��X�X�X @�qup_ssc1_se2_spi_3w_sleep���!��!��!@qup_ssc1_se3_i2c_active��� �� @qup_ssc1_se3_i2c_sleep�����@qup_ssc1_se3_i3c_active��� �� @qup_ssc1_se3_i3c_sleep���!��!@qup_ssc1_se3_i3c_ibi_active��� �� @qup_ssc1_se3_i3c_ibi_sleep���!��!@qup_ssc1_se4_i2c_active��� �� @qup_ssc1_se4_i2c_sleep�����@qup_ssc1_se5_i2c_active��� �� @ qup_ssc1_se5_i2c_sleep�����@ qup_ssc1_se5_spi_active ��X�X�X�X@ qup_ssc1_se5_spi_sleep ���!��!��!��!@ qup_ssc1_se5_spi_3w_active��X�X�X @ qup_ssc1_se5_spi_3w_sleep���!��!��!@qup_ssc1_se6_i2c_active��� �� @qup_ssc1_se6_i2c_sleep�����@qup_ssc1_se6_i3c_active��� �� @qup_ssc1_se6_i3c_sleep���!��!@qup_ssc1_se6_i3c_ibi_active��� �� @qup_ssc1_se6_i3c_ibi_sleep���!��!@qup_ssc1_se6_uart_active ���������@qup_ssc1_se6_uart_sleep ���������@vdd_mxaqcom,rpmh-arc-regulator/vcs/vdd_mxa/vcs/vdd_mx!9�Qjmx.lvl}��@�vdd_mxcqcom,rpmh-arc-regulator /vcs/vdd_mxc!9�Qjmxc.lvl}��@�vdd_cxqcom,rpmh-arc-regulator /vcs/vdd_cx!9�Qjcx.lvl}��@�vdd_lpi_mxqcom,rpmh-arc-regulator /vcs/vdd_lpi_mx/vcs/vdd_ssc_mx!9�Qjlmx.lvl}��?��@�vdd_lpi_cxqcom,rpmh-arc-regulator!/vcs/vdd_lpi_cx/vcs/vdd_ssc_int!9�Qjlcx.lvl}��?��@�clock-controller@100000%qcom,gcc-kaanapaliqcom,cc-kaanapali�� 0@P`p�������/B/B��GCC_GPLL0_CM_PLL_TAYCAN_COMMONGCC_GPLL1_CM_PLL_TAYCAN_COMMONGCC_GPLL2_CM_PLL_TAYCAN_COMMONGCC_GPLL3_CM_PLL_TAYCAN_COMMONGCC_GPLL4_CM_PLL_TAYCAN_COMMONGCC_GPLL5_CM_PLL_TAYCAN_COMMONGCC_GPLL6_CM_PLL_TAYCAN_COMMONGCC_GPLL7_CM_PLL_TAYCAN_COMMONGCC_GPLL8_CM_PLL_TAYCAN_COMMONGCC_GPLL9_CM_PLL_TAYCAN_COMMONGCC_GPLL10_CM_PLL_TAYCAN_COMMONGCC_GPLL11_CM_PLL_TAYCAN_COMMONGCC_JBIST_CM_PLL_JBIST4_COMMONGCC_AHB2PHY_SWMANGCC_AHB2PHY_BROADCAST_SWMANGCC_CLK_CTL_REGGCC_RPU_RPUQ11_200_CL36L12_LEGCC_RPU_XPU4�@clock-controller@1f40000.qcom,lpass_aon_cc-kaanapaliqcom,cc-kaanapaliP�� ����� ��`�p�&�<�TCSR_TCSR_REGSLPASS_QDSP6SS_QDSP6SS_PUBLPASS_QDSP6SS_QDSP6SS_QDSP6SSV81_CORE_CC_SWILPASS_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMONLPASS_QDSP6SS_QDSP6SSV81_CORE_CC_REGLPASS_AON_CC_PLL_CM_PLL_TAYCAN_COMMONLPASS_AON_CC_AHB2PHY_SWMANLPASS_AON_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_CC_LPASS_AON_CC_REGLPASS_LPI_TCM_REG�@�clock-controller@77000001qcom,lpass_aon_mx_cc-kaanapaliqcom,cc-kaanapali �pp`ppp����LPASS_AON_MX_CC_RO_PLL_CM_PLL_PONGO_COMMONLPASS_AON_MX_CC_AHB2PHY_SWMANLPASS_AON_MX_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_MX_CC_LPASS_AON_MX_CC_REG�@�clock-controller@6bc00000qcom,lpass_audio_cc-kaanapaliqcom,cc-kaanapali0���� �`�p����LPASS_AUDIO_CC_PLL_CM_PLL_ZONDA_COMMONLPASS_AUDIO_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_AUDIO_CC_LCC_PLL_CM_PLL_JBIST4_COMMONLPASS_AUDIO_CC_AHB2PHY_SWMANLPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMANLPASS_AUDIO_CC_LPASS_AUDIO_CC_REG�@�clock-controller@7b00000/qcom,lpass_core_cc-kaanapaliqcom,cc-kaanapali0���`�p���0���LPASS_LPASS_CORE_CC_DIG_PLL_LPASS_CORE_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_LPASS_CORE_CC_REGLPASS_HW_AF_CORELPASS_CORE_GDSC�@�clock-controller@6e400000qcom,lpass_lpmla_cc-kaanapaliqcom,cc-kaanapali ���`�p�@��LPASS_LPMLA_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPMLA_CC_AHB2PHY_SWMANLPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPMLA_CC_LPASS_LPMLA_CC_REG�@�clock-controller@7880000%qcom,scc-kaanapaliqcom,cc-kaanapali���SSC_SCC_SCC_SCC_REG�@�cesta@7213000-qcom,lpass_cesta-kaanapaliqcom,cc-kaanapali(�!0!4!8 !X!^@�LPASS_CRMBLPASS_CRMB_PTLPASS_CRMCLPASS_CRMVLPASS_CRM_COMMON@cxstmtrace@16000000qcom,stmtrace�� �lpistmtrace@7100000qcom,stmtrace�� �@cxstmcfg@10002000 qcom,stmcfg� ���lpistmcfg@11343000 qcom,stmcfg�40���cxetb@11305000 qcom,tmc�0Plpietb@11345000 qcom,tmc�4Ptpdm@11350000 qcom,tpdm�5�tpdm_24���tpdm@11351000 qcom,tpdm�5�tpdm_31��� tpdm@11346000 qcom,tpdm�4` �tpdm_129���tpdm@11334000 qcom,tpdm�3@�tpdm_90���qdss"0/� � �L�� L �!^!^8� H�Sc�tpath_lpass_lpi_dl_tpda����@�tpath_lpass_lpi_audio_hm_dl_tpda����@�tpath_lpi_stm����@�tpath_lpi_etm����@�tpath_sdc_etm���@�tpath_stm���@�tpath_sdc_itm���@�tpath_lpass_lpi_noc���@�tpath_lpi_aon_noc���@�tpath_aoc���@�tpath_enpu0_noc����@�tpath_enpu1_noc����@�cti@11354000 qcom,cti"�lpass_lpi_cti_3_cti_3_qc_cti_core�5@cti@1134b000 qcom,cti&�lpass_lpi_qdsp6_qdsp6ss_qdsp6ss_cscti�4�cti@11342000 qcom,cti$�lpass_lpi_cti_sdc_2_cti_sdc_2_cscti�4 cti@11335000 qcom,cti"�ddrss_lpi_cti_cti_qc_cti_extended�3Pcti@11341000 qcom,cti"�lpass_lpi_cti_1_cti_1_qc_cti_core�4qdss_lpi_csr@6ee0000qcom,qdss_lpi_csr��funnel@10041000 qcom,tfunnel�@�funnel@11353000 qcom,tfunnel�50@�funnel@11304000 qcom,tfunnel�0@@�funnel@11344000 qcom,tfunnel�4@@�tnoc@11331000 qcom,tnoc���3�*��#�port_ddrss_lpi_ddrss_lpi_trace_noc@�port_lpi_stm qcom,gts���port_lpi_etm qcom,gts���port_sdc_etm qcom,gts���port_stm qcom,gts���port_sdc_itm qcom,gts� ��port_lpass_lpi_noc qcom,gts���port_lpi_aon_noc qcom,gts���port_aoc qcom,gts� ��port_enpu0_noc qcom,gts���port_enpu1_noc qcom,gts���tpda@11352000 qcom,tpda�5  �lpass-lpi����@�tpda@11347000 qcom,tpda�4p �lpass-audio�8���@�subsys_instanceqcom,subsys_instance�systemcache@31800000qcom,systemcache0�1� 1� 2� 2� 4� 4� S�llcc0_basellcc1_basellcc2_basellcc3_basellcc_bcast_or_basellcc_bcast_and_base�@��@�llc-islandqcom,llc-islandislands�� island@c,ff800000 � ��| kam-llc-islandqcom,llc-islandislands�� island@c,ff800000 � ��\ ssc_qup_fw_cfgqcom,qupfw-controllerssc_qup_0se0_cfg$P&/@N[ckse1_cfg$@Q&/@N[ckse2_cfg$�R&/@N[ckse3_cfg$�S&/@N[ckse4_cfg$ &/@N�[ckse5_cfg$ @&/@N�[ckse6_cfg$ �T&/@N[ckse7_cfg$ �&/@N�[ckssc_qup_1se0_cfg$U&/@N[ckse1_cfg$@V&/@N[ckse2_cfg$�W&/@N[ckse3_cfg$�X&/@N[ckse4_cfg$ &/@N�[ckse5_cfg$ @&/@N�[ckse6_cfg$ �Y&/@N [ckssc_ibi_cd_domainsqcom,ssc-pwr-domain-controllertibi_cd0ibi_cd1ibi_cd2��Q� ���f����-��@ibi_ssc_0_cfg@7500000qcom,ibi-controller�P �n��G�!�ok@ibi_ssc_1_cfg@7510000qcom,ibi-controller�Q �n��f��ok@ibi_ssc_2_cfg@7520000qcom,ibi-controller�R �n�����ok@ibi_ssc_3_cfg@7530000qcom,ibi-controller�S �n������ok@ibi_ssc_4_cfg@7540000qcom,ibi-controller�T �n������ok@ibi_ssc_5_cfg@7550000qcom,ibi-controller�U �n������ok@ibi_ssc_6_cfg@7560000qcom,ibi-controller�V �n������ok@ibi_ssc_7_cfg@7570000qcom,ibi-controller�W �n������ok@ ibi_ssc_8_cfg@7580000qcom,ibi-controller�X �n������ok@ ibi_ssc_9_cfg@7590000qcom,ibi-controller�Y � n������ok@ ibi_top_0_cfg@EC90000qcom,ibi-controller���n��9�;�ok@ ibi_top_1_cfg@ECA0000qcom,ibi-controller���n����ok@ ibi_top_2_cfg@ECB0000qcom,ibi-controller���n��<�C�ok@ibi_top_3_cfg@ECC0000qcom,ibi-controller���n��#�'�ok@ibi_top_4_cfg@ECD0000qcom,ibi-controller���n��Q�R�ok@ibi_top_5_cfg@ECE0000qcom,ibi-controller���n��*�3�ok@ibi_top_6_cfg@ECF0000qcom,ibi-controller���n��S�U�ok@ibi_top_7_cfg@ED00000qcom,ibi-controller���n��W�_�ok@ibi_top_8_cfg@ED10000qcom,ibi-controller���n��g�h�ok@ssc_pwr_domainsqcom,ssc-pwr-domain-controller tssc_gdsc��@��HSSC_QUP_0@7900000qcom,sscqup-controller��tcore2xcores-ahbm-ahb ��Sd��d�4���v��^�,�� ���р����okSSC_QUP_0_SE_0qcom,se-controller " R+5�H���\f{+�����������tse-clk��H�J�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep���� ���'��okSSC_QUP_0_SE_1qcom,se-controller @" R+5�H� ��\f{,�p���������tse-clk���ǞJ�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep���� ���'��okSSC_QUP_0_SE_2qcom,se-controller �" R+5�H� ��\f{-���������tse-clk��~E:|�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepspi-3w-defaultspi-3w-sleep���� ���'�1�;�E�O��okSSC_QUP_0_SE_3qcom,se-controller �" R+5�H� ��\f{.���������tse-clk����wJ�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep���� ���'��okSSC_QUP_0_SE_4qcom,se-controller �" R+5 H� ��\f{/���������tse-clk��*̉H�i2c-defaulti2c-sleepspi-defaultspi-sleepspi-3w-defaultspi-3w-sleep���� ���'��okSSC_QUP_0_SE_5qcom,se-controller @�" R+5H� ��\f{0�w���������tse-clk�����`�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep���� ���'�1�;��okSSC_QUP_0_SE_6qcom,se-controller �" R+5�H���\f{1�����������tse-clk����b�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepuart-defaultuart-sleep���� ���'�1�;��okSSC_QUP_0_SE_7qcom,se-controller ��" R+5 H���\f{*�����������tse-clk���O��.�i2c-defaulti2c-sleepuart-defaultuart-sleep���� ���okSSC_QUP_1@7A00000qcom,sscqup-controller��tcore2xcores-ahbm-ahb ������Tk����tp� M��� ���р����okSSC_QUP_1_SE_0qcom,se-controller " R+5�H���\f{)���������tse-clk����)J�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep���� ���'��okSSC_QUP_1_SE_1qcom,se-controller @" R+5�H� ��\f{����������tse-clk����J�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep���� ���'��okSSC_QUP_1_SE_2qcom,se-controller �" R+5�H� ��\f{����������tse-clk����d|�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepspi-3w-defaultspi-3w-sleep���� ���'�1�;�E�O�okSSC_QUP_1_SE_3qcom,se-controller �" R+5�H� ��\f{����������tse-clk��]F��J�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep�� '�okSSC_QUP_1_SE_4qcom,se-controller �" R+5H� ��\f{����������tse-clk��,�r��i2c-defaulti2c-sleep���okSSC_QUP_1_SE_5qcom,se-controller @�" R+5 H� ��\f{����������tse-clk����R*H�i2c-defaulti2c-sleepspi-defaultspi-sleepspi-3w-defaultspi-3w-sleep� �     '�okSSC_QUP_1_SE_6qcom,se-controller � " R+5�H���\f{����������tse-clk��3,��b�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepuart-defaultuart-sleep�� '1;�okTOP_QUP_1@a00000qcom,qup-controller��tcore2xcores-ahbm-ahb ��ۂ�@���4(�~Q�'b�� �������okTOP_QUP_1_SE_0qcom,se-controller �"0R+5H� \f{��Y��������tse-clk�� >D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�� '�okTOP_QUP_1_SE_1qcom,se-controller @�"0R+5H� \f{��Y��������tse-clk�ދڬD�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep��  !"'#�okTOP_QUP_1_SE_2qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk�E�4�D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�$�% &'(')�okTOP_QUP_1_SE_3qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk�l� �D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�*�+ ,-.'/�okTOP_QUP_1_SE_4qcom,se-controller "0R+5�H� \f{��Y��������tse-clk�*�KFx�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep�0�1 234'516;7E8O9�okTOP_QUP_1_SE_5qcom,se-controller @�"0R+5H� \f{��Y��������tse-clk��y�D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�:�; <=>'?�okTOP_QUP_1_SE_6qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk�o�&jD�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�@�A BCD'E�okTOP_QUP_1_SE_7qcom,se-controller �"0R+5�H� \f{��Y��������tse-clk��G5�x�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep�F�G HIJ'K1L;MENOO�okTOP_QUP_2@800000qcom,qup-controller��tcore2xcores-ahbm-ahb �p�i�_h�0n�U��~t�� �������okTOP_QUP_2_SE_0qcom,se-controller "0R+5�H� \f{��Y��������tse-clk�b8�x�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep�P�Q RST'U1V;WEXOY�okTOP_QUP_2_SE_1qcom,se-controller @"0R+5�H� \f{��Y��������tse-clk��'��x�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep�Z�[ \]^'_1`;aEbOc�okTOP_QUP_2_SE_2qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk���+D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�d�e fgh'i�okTOP_QUP_2_SE_3qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk��,yD�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�j�k lmn'o�okTOP_QUP_2_SE_4qcom,se-controller �"0R+5H� \f{��Y��������tse-clk�y��~D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�p�q rst'u�okTOP_QUP_3@1900000qcom,qup-controller��tcore2xcores-ahbm-ahb ����e �J�7�i6�<��� �������okTOP_QUP_3_SE_0qcom,se-controller �"0R+5H� \f{��Y��������tse-clk����=D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�v�w xyz'{�okTOP_QUP_3_SE_1qcom,se-controller @�"0R+5H� \f{��Y��������tse-clk�B� D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep�|�} ~�'��okTOP_QUP_3_SE_2qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk��+oD�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okTOP_QUP_3_SE_3qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk�oP��D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okTOP_QUP_3_SE_4qcom,se-controller "0�R+5H� \f{��Y��������tse-clk�d� D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okTOP_QUP_3_SE_5qcom,se-controller @"0�R+5H� \f{��Y��������tse-clk����D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okTOP_QUP_4@1a00000qcom,qup-controller��tcore2xcores-ahbm-ahb �-��z�����yP풧�� �������okTOP_QUP_4_SE_0qcom,se-controller "0R+5�H� \f{��Y��������tse-clk� n�x�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'�1�;�E�O��okTOP_QUP_4_SE_1qcom,se-controller @"0R+5�H� \f{��Y��������tse-clk�6�VFx�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'�1�;�E�O��okTOP_QUP_4_SE_2qcom,se-controller �"0R+5�H� \f{��Y��������tse-clk����;x�i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'�1�;�E�O��okTOP_QUP_4_SE_3qcom,se-controller ��"0R+5H� \f{��Y��������tse-clk���k�D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okTOP_QUP_4_SE_4qcom,se-controller �"0R+5H� \f{��Y��������tse-clk��x{;D�i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep���� ���'��okqup_tcsr_infoqcom,quptcsr-controlleratcsr_cfg0nkv��@���D ���@���Htcsr_cfg1n�v��L���P ���L���TSlimbusBSPqcom,smbus-controller��SLIMBUS�@�LPASS������@� �  2B�slimbus-default��+ :Hsb_0_DevicePropsS�V@[sb_1_DevicePropsS�V@[sb_2_DevicePropsS�V@[sb_3_DevicePropsS�V@[sb_4_DevicePropsS�V@[sb_5_DevicePropsS�V [sb_6_DevicePropsS�V [slimbus_gen_config_1izLPASS�/vcs/vdd_lpi_cx�� ����w0� �svs_npa_str��   ( 8 K� _ r ��� � � ��� �  sbMmpmRegParam  j * Aslimbus M Y f tsbLpmMmpmRegParam  { * Aslimbus M Y f tgsi_infoqcom,gsi-controllergsi_qup_0 � � � �@ � � ��gsi_qup_1 ��@ ��� � �Z@ � �  ��gsi_qup_2 ��@ ���  � �[@ � �  ��gsi_qup_3 ��@ ���( � �d@ � �  ��gsi_qup_4 ��@ ���< � �j@ � �  ��gsi_ssc_qup_0 ��@ � � �@ � !"#$%&'( � ��gsi_ssc_qup_1 ��@ � � �@ ����������������� � ��spmi-bus@c400000qcom,spmi-pmic-arb� @� @pmic@0qcom,spmi-pmic��� @spmi-vadc@92qcom,spmi-vadc�� � � � � � ��vadc_ch_cfgVPH_PWR �VPH_PWR ��     )$ 1 ; CVBATT �VBATT ��     )$ 1 ; CVBATT_2S �VBATT_2S ��     )$ 1 ; CBATT_THERM �BATT_THERM �D     )$���� 1 ;�� C HBATT_ID_OHMS �BATT_ID_OHMS �E     )$ 1 ;�� CIBATT_MA �IBATT_MA ��     )$ 1 ; C HIBATT2_MA �IBATT2_MA ��     )$ 1 ; C HBATT2_THERM �BATT2_THERM �L     )$���� 1 ;�� C HBATT2_ID_OHMS �BATT2_ID_OHMS �K     )$ 1 ;�� Cvadc-avg-chgpio-maptherm_table@�therm_tb1 R L@�x�-��� �$����R�� Ȩ ��(l m%�1�z� �%��*5`/��4� 9��>��Ci�HV�MG|R;`W18\)ha"�fLk�p"u z� \� �� �therm_tb2 RX L�$@8 �(ѐ�HjL*h �x� �4ƨ 0�� �`b� \�� ��( ��MHvadc_ibatt_tb R L��������NN usbin_i_tb R LS�chg_temp_tb R L��ŀSp�smb_itemp_tb R L��$�S+smb_vtemp_tb R L���SIichg_fb_tb R L�������9S-�vadctm_meas_cfg YVPH_PWR �VPH_PWR �� j�� )$ 1 C z'VBATT �VBATT �� j�� )$ 1 C z�VBATT_2S �VBATT_2S �� j�� )$ 1 C z'spmi-bus@c436000qcom,spmi-pmic-arb� @� @kernel_test_devices@0 ��interrupt-controller@10140000test,interrupt-control� � �@device1@f101000qcom,test,singleton �Device region mapping with name� device1�test_reg_singleton]�int1device2@1011000qcom,test,singleton! �Device region mapping with index device2�^�int2device3@0qcom,test,singleton �Device with no region mapping device3�_�int3device4@1qcom,test,not_compatible �Device not compatible device4�` �zeroint4device5@1010000qcom,test,non_singleton �Device region mapping with name� device5�test_reg_non_singletonsw@coreboot �cpt_boot_test �` � �test1 � �  �  �� � �* #My Secret Message, Please keep it secret!test2test_types /� ���U : �� P�󵳥�U#4 a �� ���������4Vx�eC! x ��( ��������穣����4Vx����ܺ�vT2 �test_pic_3 qcom,pic � test_uart1 qcom,uart � � �baserxtxtest_uart2 qcom,uart � PD_Access_control �OEM_Flavor_Validation �mprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config � � debugtraceqcom,debugtrace �productspram_mgrqcom,pram_mgr SSC_PRAM �pram_partitionQMP QMPnSENSORS SENSORSnBUSES BUSESn GPI GPIn(WIGIG WIGIGnBUSES_DEBUG BUSES_DEBUGnCAMERA_OIS CAMERA_OISn SENSORS_OIS SENSORS_OISnSENSOR_ASC SENSOR_ASCnBLUETOOTH BLUETOOTHnsdcloaderqcom,sdcloadersdc_params < + 7 E S� a oa�sdc_physpool y � �'P �debugtoolsversion_tblqcom,image_version_tbl_idx � eic qcom,eic � � �Zerr_qdi qcom,err_qdi �P4 pd_monaudio_process qcom,pd_mon_user_process_configA/ramfs/audio_lpai.mbn3V/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbnlaudio_processt�� �audio_pdqsh_process qcom,pd_mon_user_process_configA/ramfs/qsh.mbn,V/rfs/root/vendor/firmware_mnt/image/qsh.mbn lqsh_processt�� �sensor_pdois_process qcom,pd_mon_user_process_configA/ramfs/ois_lpai.mbn,V/rfs/root/vendor/firmware_mnt/image/ois.mbn lois_processt���ois_pdpd_mon_restartqcom,pd_mon_restart��rcinitqcom,rcinit_cfgrcinit_config_spinor���du0!�=�Y�u��������rcinit_config��!4�!�=�Y�u��������servreg qcom,servregmsm/adsp/root_pdmsm&adsp:root_pdQJsys_m qcom,sys_mis�tms_dog qcom,tms_dog��@��@��@ ��@��@��@��@��������*Gdy�tms_diagqcom,tms_diag�0servicestunadynamic_heapqcom,dynamic_heapclient_id_configclient_id_00�DYNAMIC_MEM_CLIENT_ID_SENSOR�client_id_01�DYNAMIC_MEM_CLIENT_ID_TEST�systemcacheqcom,systemcache-sw���@�#-. kam-systemcacheqcom,systemcache-sw���@�#-. llc-lpi-dumpqcom,llc-lpi-dump4�QSH_ISLAND_POOLSSC_ISLAND_POOLQSHTECH_ISLAND_POOLdiagqcom,adsp_core_diagcfgdiagcfg_cmd�*8=VUoZ������$D ] q ����"��,EYs �!diagcfg_param�@�� �� 2Je�~ � ������2-BZ r@�� ��� ����<:Zu������K��'�Ga�d�����  .Hh���� ��@<=YZu �QURTOS_ISLAND_POOL�QURTOS_ISLAND_POOLdiagcfg_early_log��_����� �diagcfg_f3_trace)�Cqdsp_pmconfigqcom,config_dataYg�lpassRegRange���nl2ConfigRegRange��ncores-arraycore0�e����?�core1�f�����core2�g����"�core3�h�����core4�i�����core5�j��Z���core6�l����!�core7�m��U�� �core8�o����.�core9�{����2�core10�r��� �+�core11�v��� �/�core12�w��_���core13�y����1�core14�z����0�core15�|� �pq��67�core16��� �l���core17����o���core18����m���core19����n��5�memories-arraymemory0��memory1��clocks-arrayclock0 /clk/cpu$-�clock1lpass_core_cc_core_clk$-�clock2lpass_audio_cc_bus_clk$-�clock3lpass_aon_cc_aon_h_clk$-�clock46lpass_aon_cc_lpi_noc_ls_clk$-�clock57lpass_aon_cc_lpi_noc_hs_clk$-�clock6 lpass_audio_cc_slimbus_core_clk$-�clock7 lpass_core_cc_lpm_core_clk$-�clock8  lpass_core_cc_lpm_mem0_core_clk$-�clock9lpass_audio_cc_codec_mem_clk$-�clock10lpass_audio_cc_codec_mem0_clk$-�clock11lpass_audio_cc_codec_mem1_clk$-�clock12lpass_audio_cc_codec_mem2_clk$-�clock13lpass_audio_cc_codec_mem3_clk$-�clock14lpass_aon_mx_cc_va_mem0_clk$-�clock15lpass_aon_mx_cc_va_mem1_clk$-�clock16$lpass_core_cc_sysnoc_mport_core_clk$-�clock17lpass_audio_cc_bus_timeout_clk$-�clock18C(lpass_aon_cc_lpass_0_lpmla_ahb_odsc_clk$-�clock19D(lpass_aon_cc_lpass_1_lpmla_ahb_odsc_clk$-�clock20#lpass_core_cc_sysnoc_sway_core_clk$-�clock21?scc_ccd_ahb2ahb_m_clk$-�clock22@scc_ccd_ahb2ahb_s_clk$-�clock23Ascc_ahb2ahb_s_clk$-�clock24Blpass_aon_mx_cc_ibi_clk$-�clock25Ulpass_core_cc_resampler_clk$-�clock26Zlpass_audio_cc_slimbus_clk$-�clock27\lpass_core_cc_avsync_stc_clk$-�clock28]lpass_core_cc_avsync_atime_clk$-�clock29_lpass_core_cc_hw_af_clk$-�clock30`lpass_core_cc_hw_af_noc_clk$-�clock31p!lpass_lpmla_cc_lpass_0_lpmla_clk$-�clock32q!lpass_lpmla_cc_lpass_1_lpmla_clk$-�clock33v lpass_aon_cc_enpu_scheduler_clk$-�clock34llpass_aon_cc_sdc_proc_fclk_clk$-�clock35o scc_ccd_clk$-�clock36n scc_smem_clk$-�busport-arraybusPort06ELZgbusPort16@ELZgbusPort2A6@ELZ�gbusPort3B6@ELZ�gbusPort4C6@ELZ�gbusPort5D6@ELZ�gbusPort6E6@ELZ�gbusPort76ELZ�gbusPort86ELZ�gbusPort96ELZ�gbusPort106ELZ�gbusPort116@ELZ�gbusPort12 6ELZ�gbusPort13 6ELZ�gbusPort146@E`LZ�gbusPort156ELZ�gbusPort166@ELZ1gbusPort176@ELZ1gbusPort186ELZ�gbusPort196ELZ�gbusPort206ELrg$busPort216ELrg$busPort226ELrg$busPort23 6ELrg$busPort24!6ELrg$busPort25"6E Lrg$busPort26$6�ELrg$busPort27%6�ELr�g$busPort28'6�ELr'g$busPort29(6�ELrg$busPort30+6ELrg$busPort3116ELrg$busPort3206ELrg$busPort33.6ELrg$busPort3426ELrg$busPort35/6ELrg$busPort3666ELCrg$busPort3776ELDrg$busPort3856EnLr�g5busPort39?6ELrg?extroute-arrayextBusRoute0~�%extBusRoute1~A�(extBusRoute2~�%extBusRoute3~B�(extBusRoute4~�%extBusRoute5~C�(extBusRoute6~�%extBusRoute7~D�(extBusRoute8~�%extBusRoute9~E�(mipsroute-arraymipsBwRoute0~�%mipsBwRoute1~A�(pwrDomain-arraypwrDomain0��/core/cpu/latency����pwrDomain1�!�lpass_core_cc_lpass_core_hm_gdsc����pwrDomain2�!�lpass_aon_cc_lpass_audio_hm_gdsc����pwrDomain3������pwrDomain4� �lpass_aon_cc_lpass_ssc_gdsc� ���cestaBw-arrayclient0���lpasspath0� 5cestaClk-arrayclk0llpass_aon_cc_sdc_proc_fclk_clkcestaPwrDomain-arraypwrDomain0� �lpass_aon_cc_lpass_ssc_gdscfeatures-arrayfeature0z�)�feature1z)feature2z)feature3z��)���feature4z)feature5z)feature6z)feature7z)feature8z�)���feature9z)���feature10z5��)���feature11z/��)���feature12z)feature13z�)�feature14z$=X)���feature15z��) '�feature16z)feature17z)feature18z)feature19z)feature20z)feature21z)feature22z)feature23z)feature24z)feature25z)feature26z)feature27z)feature28z)feature29z)���feature30z)feature31z)feature32z)feature33z)feature34z)feature35z)feature36z)feature37z)config_archqcom,config_archcompensatedDdrBwTable0��rp��0" ������0)ܓ����X00�t��2��07 �U��2��0>&�6����0E,��s���0L2����� �0S8�ـ�� �0Z>����� �0a��������� �adspsnocVoteTable8�������'8" �������'8)ܓ����XX'80�t��2���'87 �U�e����'8>&�6��O���'8E,������'8L2�������'8S8�ـ�U���'8Z>���*����'8a������������'compensatedLecDdrBwTable0�����X0" ���2��0)����00ׄs���07�e�� �0>��������� �adspLecsnocVoteTable8�����X8" ���2��8)��O��80ׄ���87�e�U��8>�����������compensatedMlDdrBwTable0 ��rp�X0"kI�����0)Н��2��00 8����07G�Ws���0>�n!�� �0E��������� �adspMlsnocVoteTable8 �����X8"kI�����8)Н��2��80 8��O��87G�W���8>�n!�U��8E�����������adspToLpiNocFreqTable�0$�"$� 5)3��0=�PO�7M��j>bkP$�mlToLpiNocFreqTable$�$�"O� 5)RH�0 O�7&��j>0�$�dal qcom,dali prm qcom,prm~�prm_rsrcsqcom,prm-rsrcsprm-regulator-b1b-e0qcom,prm-regulator��B1B_E0�����@prm-regulator-l1b-e0qcom,prm-regulator��L1B_E0�����@prm-regulator-l2b-e0qcom,prm-regulator��L2B_E0�����@prm-regulator-l5b-e0qcom,prm-regulator��L5B_E0�����@prm-regulator-l15b-e0qcom,prm-regulator��L15B_E0�����@prm-regulator-l18b-e0qcom,prm-regulator��L18B_E0�����@prm-regulator-l1d-e0qcom,prm-regulator��L1D_E0�����@�prm-regulator-l2d-e0qcom,prm-regulator��L2D_E0�����@prm-regulator-l3d-e0qcom,prm-regulator��L3D_E0�����@�prm-regulator-l1f-e0qcom,prm-regulator��L1F_E0�����@ prm-regulator-l7m-e1qcom,prm-regulator��L7M_E1���� �@!prm-regulator-l3i-e0qcom,prm-regulator��L3I_E0�����@�prm-regulator-ls1b-e0qcom,prm-regulator� LS1B_E0�����@"prm-regulator-ls2b-e0qcom,prm-regulator� LS2B_E0�����@#prm-regulator-ls3b-e0qcom,prm-regulator� LS3B_E0�����@$prm-regulator-ls4b-e0qcom,prm-regulator� LS4B_E0�����@%prm-pam qcom,prm-pam@&pcie0pcie0#@'pcie0-ldo1d-e02�$=��pcie0-ldo3d-e02�$=pppcie0-ldo3i-e02�$=pp__symbols__G/socK/soc/ipcc/ipcc@1103000V/soc/ipcc/ipcc@11c1000f/soc/ipcc/ipcc@1281000v/soc/ipcc/ipcc@1341000�/soc/ipcc/ipcc@1401000�/soc/ipcc_legacy@6888004�/soc/timetick/timer@68a2000�/soc/timetick/timer@68a3000�/soc/pinctrl@f100000*�/soc/pinctrl@f100000/ibi_i3c_qup1_se4_scl*�/soc/pinctrl@f100000/ibi_i3c_qup1_se4_sda*�/soc/pinctrl@f100000/ibi_i3c_qup1_se7_scl*�/soc/pinctrl@f100000/ibi_i3c_qup1_se7_sda* /soc/pinctrl@f100000/ibi_i3c_qup2_se0_scl*/soc/pinctrl@f100000/ibi_i3c_qup2_se0_sda*4/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl*I/soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda*^/soc/pinctrl@f100000/ibi_i3c_qup3_se1_scl*s/soc/pinctrl@f100000/ibi_i3c_qup3_se1_sda*�/soc/pinctrl@f100000/ibi_i3c_qup3_se2_scl*�/soc/pinctrl@f100000/ibi_i3c_qup3_se2_sda*�/soc/pinctrl@f100000/ibi_i3c_qup4_se0_scl*�/soc/pinctrl@f100000/ibi_i3c_qup4_se0_sda*�/soc/pinctrl@f100000/ibi_i3c_qup4_se1_scl*�/soc/pinctrl@f100000/ibi_i3c_qup4_se1_sda* /soc/pinctrl@f100000/ibi_i3c_qup4_se2_scl* /soc/pinctrl@f100000/ibi_i3c_qup4_se2_sda! 0/soc/pinctrl@f100000/qup1_se0_l0! </soc/pinctrl@f100000/qup1_se0_l1! H/soc/pinctrl@f100000/qup1_se0_l2! T/soc/pinctrl@f100000/qup1_se0_l3! `/soc/pinctrl@f100000/qup1_se1_l0! l/soc/pinctrl@f100000/qup1_se1_l1! x/soc/pinctrl@f100000/qup1_se1_l2! �/soc/pinctrl@f100000/qup1_se1_l3! �/soc/pinctrl@f100000/qup1_se2_l0! �/soc/pinctrl@f100000/qup1_se2_l1! �/soc/pinctrl@f100000/qup1_se2_l2! �/soc/pinctrl@f100000/qup1_se2_l3! �/soc/pinctrl@f100000/qup1_se2_l4! �/soc/pinctrl@f100000/qup1_se2_l5! �/soc/pinctrl@f100000/qup1_se2_l6! �/soc/pinctrl@f100000/qup1_se3_l0! �/soc/pinctrl@f100000/qup1_se3_l1! �/soc/pinctrl@f100000/qup1_se3_l2!!/soc/pinctrl@f100000/qup1_se3_l3!!/soc/pinctrl@f100000/qup1_se4_l0!! /soc/pinctrl@f100000/qup1_se4_l1!!,/soc/pinctrl@f100000/qup1_se4_l2!!8/soc/pinctrl@f100000/qup1_se4_l3!!D/soc/pinctrl@f100000/qup1_se5_l0!!P/soc/pinctrl@f100000/qup1_se5_l1!!\/soc/pinctrl@f100000/qup1_se5_l2!!h/soc/pinctrl@f100000/qup1_se5_l3!!t/soc/pinctrl@f100000/qup1_se6_l0!!�/soc/pinctrl@f100000/qup1_se6_l1!!�/soc/pinctrl@f100000/qup1_se6_l2!!�/soc/pinctrl@f100000/qup1_se6_l3!!�/soc/pinctrl@f100000/qup1_se7_l0!!�/soc/pinctrl@f100000/qup1_se7_l1!!�/soc/pinctrl@f100000/qup1_se7_l2!!�/soc/pinctrl@f100000/qup1_se7_l3!!�/soc/pinctrl@f100000/qup2_se0_l0!!�/soc/pinctrl@f100000/qup2_se0_l1!!�/soc/pinctrl@f100000/qup2_se0_l2!!�/soc/pinctrl@f100000/qup2_se0_l3!"/soc/pinctrl@f100000/qup2_se1_l0!"/soc/pinctrl@f100000/qup2_se1_l1!"/soc/pinctrl@f100000/qup2_se1_l2!"(/soc/pinctrl@f100000/qup2_se1_l3!"4/soc/pinctrl@f100000/qup2_se2_l0!"@/soc/pinctrl@f100000/qup2_se2_l1!"L/soc/pinctrl@f100000/qup2_se2_l2!"X/soc/pinctrl@f100000/qup2_se2_l3!"d/soc/pinctrl@f100000/qup2_se3_l0!"p/soc/pinctrl@f100000/qup2_se3_l1!"|/soc/pinctrl@f100000/qup2_se3_l2!"�/soc/pinctrl@f100000/qup2_se3_l3!"�/soc/pinctrl@f100000/qup2_se4_l0!"�/soc/pinctrl@f100000/qup2_se4_l1!"�/soc/pinctrl@f100000/qup2_se4_l2!"�/soc/pinctrl@f100000/qup2_se4_l3!"�/soc/pinctrl@f100000/qup3_se0_l0!"�/soc/pinctrl@f100000/qup3_se0_l1!"�/soc/pinctrl@f100000/qup3_se0_l2!"�/soc/pinctrl@f100000/qup3_se0_l3!"�/soc/pinctrl@f100000/qup3_se1_l0!#/soc/pinctrl@f100000/qup3_se1_l1!# /soc/pinctrl@f100000/qup3_se1_l2!#/soc/pinctrl@f100000/qup3_se1_l3!#$/soc/pinctrl@f100000/qup3_se1_l4!#0/soc/pinctrl@f100000/qup3_se1_l5!#</soc/pinctrl@f100000/qup3_se1_l6!#H/soc/pinctrl@f100000/qup3_se2_l0!#T/soc/pinctrl@f100000/qup3_se2_l1!#`/soc/pinctrl@f100000/qup3_se2_l2!#l/soc/pinctrl@f100000/qup3_se2_l3!#x/soc/pinctrl@f100000/qup3_se3_l0!#�/soc/pinctrl@f100000/qup3_se3_l1!#�/soc/pinctrl@f100000/qup3_se3_l2!#�/soc/pinctrl@f100000/qup3_se3_l3!#�/soc/pinctrl@f100000/qup3_se4_l0!#�/soc/pinctrl@f100000/qup3_se4_l1!#�/soc/pinctrl@f100000/qup3_se4_l2!#�/soc/pinctrl@f100000/qup3_se4_l3!#�/soc/pinctrl@f100000/qup3_se4_l6!#�/soc/pinctrl@f100000/qup3_se5_l0!#�/soc/pinctrl@f100000/qup3_se5_l1!#�/soc/pinctrl@f100000/qup3_se5_l2!$/soc/pinctrl@f100000/qup3_se5_l3!$/soc/pinctrl@f100000/qup4_se0_l0!$ /soc/pinctrl@f100000/qup4_se0_l1!$,/soc/pinctrl@f100000/qup4_se0_l2!$8/soc/pinctrl@f100000/qup4_se0_l3!$D/soc/pinctrl@f100000/qup4_se1_l0!$P/soc/pinctrl@f100000/qup4_se1_l1!$\/soc/pinctrl@f100000/qup4_se1_l2!$h/soc/pinctrl@f100000/qup4_se1_l3!$t/soc/pinctrl@f100000/qup4_se2_l0!$�/soc/pinctrl@f100000/qup4_se2_l1!$�/soc/pinctrl@f100000/qup4_se2_l2!$�/soc/pinctrl@f100000/qup4_se2_l3!$�/soc/pinctrl@f100000/qup4_se3_l0!$�/soc/pinctrl@f100000/qup4_se3_l1!$�/soc/pinctrl@f100000/qup4_se3_l2!$�/soc/pinctrl@f100000/qup4_se3_l3!$�/soc/pinctrl@f100000/qup4_se4_l0!$�/soc/pinctrl@f100000/qup4_se4_l1!$�/soc/pinctrl@f100000/qup4_se4_l2!$�/soc/pinctrl@f100000/qup4_se4_l3-%/soc/pinctrl@f100000/top_qup1_se0_i2c_active,%/soc/pinctrl@f100000/top_qup1_se0_i2c_sleep-%3/soc/pinctrl@f100000/top_qup1_se0_spi_active,%K/soc/pinctrl@f100000/top_qup1_se0_spi_sleep.%b/soc/pinctrl@f100000/top_qup1_se0_uart_active-%{/soc/pinctrl@f100000/top_qup1_se0_uart_sleep-%�/soc/pinctrl@f100000/top_qup1_se1_i2c_active,%�/soc/pinctrl@f100000/top_qup1_se1_i2c_sleep-%�/soc/pinctrl@f100000/top_qup1_se1_spi_active,%�/soc/pinctrl@f100000/top_qup1_se1_spi_sleep.%�/soc/pinctrl@f100000/top_qup1_se1_uart_active-& /soc/pinctrl@f100000/top_qup1_se1_uart_sleep-&"/soc/pinctrl@f100000/top_qup1_se2_i2c_active,&:/soc/pinctrl@f100000/top_qup1_se2_i2c_sleep-&Q/soc/pinctrl@f100000/top_qup1_se2_spi_active,&i/soc/pinctrl@f100000/top_qup1_se2_spi_sleep.&�/soc/pinctrl@f100000/top_qup1_se2_uart_active-&�/soc/pinctrl@f100000/top_qup1_se2_uart_sleep-&�/soc/pinctrl@f100000/top_qup1_se3_i2c_active,&�/soc/pinctrl@f100000/top_qup1_se3_i2c_sleep-&�/soc/pinctrl@f100000/top_qup1_se3_spi_active,&�/soc/pinctrl@f100000/top_qup1_se3_spi_sleep.'/soc/pinctrl@f100000/top_qup1_se3_uart_active-'(/soc/pinctrl@f100000/top_qup1_se3_uart_sleep-'@/soc/pinctrl@f100000/top_qup1_se4_i2c_active,'X/soc/pinctrl@f100000/top_qup1_se4_i2c_sleep-'o/soc/pinctrl@f100000/top_qup1_se4_i3c_active,'�/soc/pinctrl@f100000/top_qup1_se4_i3c_sleep1'�/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_active0'�/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_sleep-'�/soc/pinctrl@f100000/top_qup1_se4_spi_active,'�/soc/pinctrl@f100000/top_qup1_se4_spi_sleep.(/soc/pinctrl@f100000/top_qup1_se4_uart_active-(/soc/pinctrl@f100000/top_qup1_se4_uart_sleep-(5/soc/pinctrl@f100000/top_qup1_se5_i2c_active,(M/soc/pinctrl@f100000/top_qup1_se5_i2c_sleep-(d/soc/pinctrl@f100000/top_qup1_se5_spi_active,(|/soc/pinctrl@f100000/top_qup1_se5_spi_sleep.(�/soc/pinctrl@f100000/top_qup1_se5_uart_active-(�/soc/pinctrl@f100000/top_qup1_se5_uart_sleep-(�/soc/pinctrl@f100000/top_qup1_se6_i2c_active,(�/soc/pinctrl@f100000/top_qup1_se6_i2c_sleep-(�/soc/pinctrl@f100000/top_qup1_se6_spi_active,) /soc/pinctrl@f100000/top_qup1_se6_spi_sleep.)"/soc/pinctrl@f100000/top_qup1_se6_uart_active-);/soc/pinctrl@f100000/top_qup1_se6_uart_sleep-)S/soc/pinctrl@f100000/top_qup1_se7_i2c_active,)k/soc/pinctrl@f100000/top_qup1_se7_i2c_sleep-)�/soc/pinctrl@f100000/top_qup1_se7_i3c_active,)�/soc/pinctrl@f100000/top_qup1_se7_i3c_sleep1)�/soc/pinctrl@f100000/top_qup1_se7_i3c_ibi_active0)�/soc/pinctrl@f100000/top_qup1_se7_i3c_ibi_sleep-)�/soc/pinctrl@f100000/top_qup1_se7_spi_active,*/soc/pinctrl@f100000/top_qup1_se7_spi_sleep.*/soc/pinctrl@f100000/top_qup1_se7_uart_active-*0/soc/pinctrl@f100000/top_qup1_se7_uart_sleep-*H/soc/pinctrl@f100000/top_qup2_se0_i2c_active,*`/soc/pinctrl@f100000/top_qup2_se0_i2c_sleep-*w/soc/pinctrl@f100000/top_qup2_se0_i3c_active,*�/soc/pinctrl@f100000/top_qup2_se0_i3c_sleep1*�/soc/pinctrl@f100000/top_qup2_se0_i3c_ibi_active0*�/soc/pinctrl@f100000/top_qup2_se0_i3c_ibi_sleep-*�/soc/pinctrl@f100000/top_qup2_se0_spi_active,*�/soc/pinctrl@f100000/top_qup2_se0_spi_sleep.+ /soc/pinctrl@f100000/top_qup2_se0_uart_active-+%/soc/pinctrl@f100000/top_qup2_se0_uart_sleep-+=/soc/pinctrl@f100000/top_qup2_se1_i2c_active,+U/soc/pinctrl@f100000/top_qup2_se1_i2c_sleep-+l/soc/pinctrl@f100000/top_qup2_se1_i3c_active,+�/soc/pinctrl@f100000/top_qup2_se1_i3c_sleep1+�/soc/pinctrl@f100000/top_qup2_se1_i3c_ibi_active0+�/soc/pinctrl@f100000/top_qup2_se1_i3c_ibi_sleep-+�/soc/pinctrl@f100000/top_qup2_se1_spi_active,+�/soc/pinctrl@f100000/top_qup2_se1_spi_sleep.,/soc/pinctrl@f100000/top_qup2_se1_uart_active-,/soc/pinctrl@f100000/top_qup2_se1_uart_sleep-,2/soc/pinctrl@f100000/top_qup2_se2_i2c_active,,J/soc/pinctrl@f100000/top_qup2_se2_i2c_sleep-,a/soc/pinctrl@f100000/top_qup2_se2_spi_active,,y/soc/pinctrl@f100000/top_qup2_se2_spi_sleep.,�/soc/pinctrl@f100000/top_qup2_se2_uart_active-,�/soc/pinctrl@f100000/top_qup2_se2_uart_sleep-,�/soc/pinctrl@f100000/top_qup2_se3_i2c_active,,�/soc/pinctrl@f100000/top_qup2_se3_i2c_sleep-,�/soc/pinctrl@f100000/top_qup2_se3_spi_active,-/soc/pinctrl@f100000/top_qup2_se3_spi_sleep.-/soc/pinctrl@f100000/top_qup2_se3_uart_active--8/soc/pinctrl@f100000/top_qup2_se3_uart_sleep--P/soc/pinctrl@f100000/top_qup2_se4_i2c_active,-h/soc/pinctrl@f100000/top_qup2_se4_i2c_sleep--/soc/pinctrl@f100000/top_qup2_se4_spi_active,-�/soc/pinctrl@f100000/top_qup2_se4_spi_sleep.-�/soc/pinctrl@f100000/top_qup2_se4_uart_active--�/soc/pinctrl@f100000/top_qup2_se4_uart_sleep--�/soc/pinctrl@f100000/top_qup3_se0_i2c_active,-�/soc/pinctrl@f100000/top_qup3_se0_i2c_sleep-./soc/pinctrl@f100000/top_qup3_se0_spi_active,.&/soc/pinctrl@f100000/top_qup3_se0_spi_sleep..=/soc/pinctrl@f100000/top_qup3_se0_uart_active-.V/soc/pinctrl@f100000/top_qup3_se0_uart_sleep-.n/soc/pinctrl@f100000/top_qup3_se1_i2c_active,.�/soc/pinctrl@f100000/top_qup3_se1_i2c_sleep-.�/soc/pinctrl@f100000/top_qup3_se1_spi_active,.�/soc/pinctrl@f100000/top_qup3_se1_spi_sleep..�/soc/pinctrl@f100000/top_qup3_se1_uart_active-.�/soc/pinctrl@f100000/top_qup3_se1_uart_sleep-.�/soc/pinctrl@f100000/top_qup3_se2_i2c_active,//soc/pinctrl@f100000/top_qup3_se2_i2c_sleep-/,/soc/pinctrl@f100000/top_qup3_se2_spi_active,/D/soc/pinctrl@f100000/top_qup3_se2_spi_sleep./[/soc/pinctrl@f100000/top_qup3_se2_uart_active-/t/soc/pinctrl@f100000/top_qup3_se2_uart_sleep-/�/soc/pinctrl@f100000/top_qup3_se3_i2c_active,/�/soc/pinctrl@f100000/top_qup3_se3_i2c_sleep-/�/soc/pinctrl@f100000/top_qup3_se3_spi_active,/�/soc/pinctrl@f100000/top_qup3_se3_spi_sleep./�/soc/pinctrl@f100000/top_qup3_se3_uart_active-0/soc/pinctrl@f100000/top_qup3_se3_uart_sleep-0/soc/pinctrl@f100000/top_qup3_se4_i2c_active,03/soc/pinctrl@f100000/top_qup3_se4_i2c_sleep-0J/soc/pinctrl@f100000/top_qup3_se4_spi_active,0b/soc/pinctrl@f100000/top_qup3_se4_spi_sleep.0y/soc/pinctrl@f100000/top_qup3_se4_uart_active-0�/soc/pinctrl@f100000/top_qup3_se4_uart_sleep-0�/soc/pinctrl@f100000/top_qup3_se5_i2c_active,0�/soc/pinctrl@f100000/top_qup3_se5_i2c_sleep-0�/soc/pinctrl@f100000/top_qup3_se5_spi_active,0�/soc/pinctrl@f100000/top_qup3_se5_spi_sleep.1/soc/pinctrl@f100000/top_qup3_se5_uart_active-1!/soc/pinctrl@f100000/top_qup3_se5_uart_sleep-19/soc/pinctrl@f100000/top_qup4_se0_i2c_active,1Q/soc/pinctrl@f100000/top_qup4_se0_i2c_sleep-1h/soc/pinctrl@f100000/top_qup4_se0_i3c_active,1�/soc/pinctrl@f100000/top_qup4_se0_i3c_sleep11�/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_active01�/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_sleep-1�/soc/pinctrl@f100000/top_qup4_se0_spi_active,1�/soc/pinctrl@f100000/top_qup4_se0_spi_sleep.1�/soc/pinctrl@f100000/top_qup4_se0_uart_active-2/soc/pinctrl@f100000/top_qup4_se0_uart_sleep-2./soc/pinctrl@f100000/top_qup4_se1_i2c_active,2F/soc/pinctrl@f100000/top_qup4_se1_i2c_sleep-2]/soc/pinctrl@f100000/top_qup4_se1_i3c_active,2u/soc/pinctrl@f100000/top_qup4_se1_i3c_sleep12�/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_active02�/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_sleep-2�/soc/pinctrl@f100000/top_qup4_se1_spi_active,2�/soc/pinctrl@f100000/top_qup4_se1_spi_sleep.2�/soc/pinctrl@f100000/top_qup4_se1_uart_active-3 /soc/pinctrl@f100000/top_qup4_se1_uart_sleep-3#/soc/pinctrl@f100000/top_qup4_se2_i2c_active,3;/soc/pinctrl@f100000/top_qup4_se2_i2c_sleep-3R/soc/pinctrl@f100000/top_qup4_se2_i3c_active,3j/soc/pinctrl@f100000/top_qup4_se2_i3c_sleep13�/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_active03�/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_sleep-3�/soc/pinctrl@f100000/top_qup4_se2_spi_active,3�/soc/pinctrl@f100000/top_qup4_se2_spi_sleep.3�/soc/pinctrl@f100000/top_qup4_se2_uart_active-4/soc/pinctrl@f100000/top_qup4_se2_uart_sleep-4/soc/pinctrl@f100000/top_qup4_se3_i2c_active,40/soc/pinctrl@f100000/top_qup4_se3_i2c_sleep-4G/soc/pinctrl@f100000/top_qup4_se3_spi_active,4_/soc/pinctrl@f100000/top_qup4_se3_spi_sleep.4v/soc/pinctrl@f100000/top_qup4_se3_uart_active-4�/soc/pinctrl@f100000/top_qup4_se3_uart_sleep-4�/soc/pinctrl@f100000/top_qup4_se4_i2c_active,4�/soc/pinctrl@f100000/top_qup4_se4_i2c_sleep-4�/soc/pinctrl@f100000/top_qup4_se4_spi_active,4�/soc/pinctrl@f100000/top_qup4_se4_spi_sleep.5/soc/pinctrl@f100000/top_qup4_se4_uart_active-5/soc/pinctrl@f100000/top_qup4_se4_uart_sleep56/soc/pinctrl@7760000!5?/soc/pinctrl@7760000/slimbus_clk"5K/soc/pinctrl@7760000/slimbus_data.5X/soc/pinctrl@7760000/slimbus_default_gpio_cfg5q/soc/pinctrl@75C0000%5z/soc/pinctrl@75C0000/ssc_gpio_10_clk%5�/soc/pinctrl@75C0000/ssc_gpio_11_clk%5�/soc/pinctrl@75C0000/ssc_gpio_12_clk%5�/soc/pinctrl@75C0000/ssc_gpio_13_clk%5�/soc/pinctrl@75C0000/ssc_gpio_14_clk%5�/soc/pinctrl@75C0000/ssc_gpio_15_clk%5�/soc/pinctrl@75C0000/ssc_gpio_18_clk%5�/soc/pinctrl@75C0000/ssc_gpio_19_clk%5�/soc/pinctrl@75C0000/ssc_gpio_26_clk%6 /soc/pinctrl@75C0000/ssc_gpio_27_clk%6/soc/pinctrl@75C0000/ssc_gpio_30_clk%6*/soc/pinctrl@75C0000/ssc_gpio_31_clk%6:/soc/pinctrl@75C0000/ssc_gpio_32_clk%6J/soc/pinctrl@75C0000/ssc_gpio_33_clk%6Z/soc/pinctrl@75C0000/ssc_gpio_34_clk%6j/soc/pinctrl@75C0000/ssc_gpio_35_clk$6z/soc/pinctrl@75C0000/ssc_gpio_6_clk$6�/soc/pinctrl@75C0000/ssc_gpio_7_clk%6�/soc/pinctrl@75C0000/ssc_qup0_se0_l0%6�/soc/pinctrl@75C0000/ssc_qup0_se0_l1%6�/soc/pinctrl@75C0000/ssc_qup0_se1_l0%6�/soc/pinctrl@75C0000/ssc_qup0_se1_l1%6�/soc/pinctrl@75C0000/ssc_qup0_se2_l0%6�/soc/pinctrl@75C0000/ssc_qup0_se2_l1%6�/soc/pinctrl@75C0000/ssc_qup0_se2_l2%7/soc/pinctrl@75C0000/ssc_qup0_se2_l3%7/soc/pinctrl@75C0000/ssc_qup0_se2_l4%7(/soc/pinctrl@75C0000/ssc_qup0_se2_l5%78/soc/pinctrl@75C0000/ssc_qup0_se3_l0%7H/soc/pinctrl@75C0000/ssc_qup0_se3_l1%7X/soc/pinctrl@75C0000/ssc_qup0_se4_l0%7h/soc/pinctrl@75C0000/ssc_qup0_se4_l1%7x/soc/pinctrl@75C0000/ssc_qup0_se4_l2%7�/soc/pinctrl@75C0000/ssc_qup0_se4_l3%7�/soc/pinctrl@75C0000/ssc_qup0_se4_l4%7�/soc/pinctrl@75C0000/ssc_qup0_se4_l5%7�/soc/pinctrl@75C0000/ssc_qup0_se5_l0%7�/soc/pinctrl@75C0000/ssc_qup0_se5_l1%7�/soc/pinctrl@75C0000/ssc_qup0_se5_l2%7�/soc/pinctrl@75C0000/ssc_qup0_se5_l3%7�/soc/pinctrl@75C0000/ssc_qup0_se6_l0%8/soc/pinctrl@75C0000/ssc_qup0_se6_l1%8/soc/pinctrl@75C0000/ssc_qup0_se6_l2%8(/soc/pinctrl@75C0000/ssc_qup0_se6_l3%88/soc/pinctrl@75C0000/ssc_qup0_se7_l0%8H/soc/pinctrl@75C0000/ssc_qup0_se7_l1%8X/soc/pinctrl@75C0000/ssc_qup0_se7_l2%8h/soc/pinctrl@75C0000/ssc_qup0_se7_l3%8x/soc/pinctrl@75C0000/ssc_qup1_se0_l0%8�/soc/pinctrl@75C0000/ssc_qup1_se0_l1%8�/soc/pinctrl@75C0000/ssc_qup1_se1_l0%8�/soc/pinctrl@75C0000/ssc_qup1_se1_l1%8�/soc/pinctrl@75C0000/ssc_qup1_se2_l0%8�/soc/pinctrl@75C0000/ssc_qup1_se2_l1%8�/soc/pinctrl@75C0000/ssc_qup1_se2_l2%8�/soc/pinctrl@75C0000/ssc_qup1_se2_l3%8�/soc/pinctrl@75C0000/ssc_qup1_se3_l0%9/soc/pinctrl@75C0000/ssc_qup1_se3_l1%9/soc/pinctrl@75C0000/ssc_qup1_se4_l0%9(/soc/pinctrl@75C0000/ssc_qup1_se4_l1%98/soc/pinctrl@75C0000/ssc_qup1_se5_l0%9H/soc/pinctrl@75C0000/ssc_qup1_se5_l1%9X/soc/pinctrl@75C0000/ssc_qup1_se5_l2%9h/soc/pinctrl@75C0000/ssc_qup1_se5_l3%9x/soc/pinctrl@75C0000/ssc_qup1_se6_l0%9�/soc/pinctrl@75C0000/ssc_qup1_se6_l1%9�/soc/pinctrl@75C0000/ssc_qup1_se6_l2%9�/soc/pinctrl@75C0000/ssc_qup1_se6_l3-9�/soc/pinctrl@75C0000/qup_ssc0_se0_i2c_active,9�/soc/pinctrl@75C0000/qup_ssc0_se0_i2c_sleep-9�/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_active,9�/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_sleep1:/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_ibi_active0:2/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_ibi_sleep-:M/soc/pinctrl@75C0000/qup_ssc0_se1_i2c_active,:e/soc/pinctrl@75C0000/qup_ssc0_se1_i2c_sleep-:|/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_active,:�/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_sleep1:�/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_active0:�/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_sleep-:�/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_active,:�/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_sleep-;/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_active,;)/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_sleep1;@/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_active0;\/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_sleep-;w/soc/pinctrl@75C0000/qup_ssc0_se2_spi_active,;�/soc/pinctrl@75C0000/qup_ssc0_se2_spi_sleep/;�/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_sleep0;�/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_active-;�/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_active,;�/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_sleep-< /soc/pinctrl@75C0000/qup_ssc0_se3_i3c_active,<"/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_sleep1<9/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_active0<U/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_sleep-<p/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_active,<�/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_sleep-<�/soc/pinctrl@75C0000/qup_ssc0_se4_spi_active,<�/soc/pinctrl@75C0000/qup_ssc0_se4_spi_sleep0<�/soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_active/<�/soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_sleep-=/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_active,=/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_sleep-=2/soc/pinctrl@75C0000/qup_ssc0_se5_spi_active,=J/soc/pinctrl@75C0000/qup_ssc0_se5_spi_sleep0=a/soc/pinctrl@75C0000/qup_ssc0_se5_spi_3w_active/=|/soc/pinctrl@75C0000/qup_ssc0_se5_spi_3w_sleep.=�/soc/pinctrl@75C0000/qup_ssc0_se5_uart_active-=�/soc/pinctrl@75C0000/qup_ssc0_se5_uart_sleep-=�/soc/pinctrl@75C0000/qup_ssc0_se6_i2c_active,=�/soc/pinctrl@75C0000/qup_ssc0_se6_i2c_sleep-=�/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_active,>/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_sleep1>%/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_ibi_active0>A/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_ibi_sleep.>\/soc/pinctrl@75C0000/qup_ssc0_se6_uart_active->u/soc/pinctrl@75C0000/qup_ssc0_se6_uart_sleep->�/soc/pinctrl@75C0000/qup_ssc0_se7_i2c_active,>�/soc/pinctrl@75C0000/qup_ssc0_se7_i2c_sleep.>�/soc/pinctrl@75C0000/qup_ssc0_se7_uart_active->�/soc/pinctrl@75C0000/qup_ssc0_se7_uart_sleep->�/soc/pinctrl@75C0000/qup_ssc1_se0_i2c_active,?/soc/pinctrl@75C0000/qup_ssc1_se0_i2c_sleep-?/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_active,?4/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_sleep1?K/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_ibi_active0?g/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_ibi_sleep-?�/soc/pinctrl@75C0000/qup_ssc1_se1_i2c_active,?�/soc/pinctrl@75C0000/qup_ssc1_se1_i2c_sleep-?�/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_active,?�/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_sleep1?�/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_ibi_active0?�/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_ibi_sleep-@/soc/pinctrl@75C0000/qup_ssc1_se2_i2c_active,@//soc/pinctrl@75C0000/qup_ssc1_se2_i2c_sleep-@F/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_active,@^/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_sleep1@u/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_ibi_active0@�/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_ibi_sleep-@�/soc/pinctrl@75C0000/qup_ssc1_se2_spi_active,@�/soc/pinctrl@75C0000/qup_ssc1_se2_spi_sleep0@�/soc/pinctrl@75C0000/qup_ssc1_se2_spi_3w_active/@�/soc/pinctrl@75C0000/qup_ssc1_se2_spi_3w_sleep-A/soc/pinctrl@75C0000/qup_ssc1_se3_i2c_active,A(/soc/pinctrl@75C0000/qup_ssc1_se3_i2c_sleep-A?/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_active,AW/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_sleep1An/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_ibi_active0A�/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_ibi_sleep-A�/soc/pinctrl@75C0000/qup_ssc1_se4_i2c_active,A�/soc/pinctrl@75C0000/qup_ssc1_se4_i2c_sleep-A�/soc/pinctrl@75C0000/qup_ssc1_se5_i2c_active,A�/soc/pinctrl@75C0000/qup_ssc1_se5_i2c_sleep-B/soc/pinctrl@75C0000/qup_ssc1_se5_spi_active,B/soc/pinctrl@75C0000/qup_ssc1_se5_spi_sleep0B2/soc/pinctrl@75C0000/qup_ssc1_se5_spi_3w_active/BM/soc/pinctrl@75C0000/qup_ssc1_se5_spi_3w_sleep-Bg/soc/pinctrl@75C0000/qup_ssc1_se6_i2c_active,B/soc/pinctrl@75C0000/qup_ssc1_se6_i2c_sleep-B�/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_active,B�/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_sleep1B�/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_ibi_active0B�/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_ibi_sleep.B�/soc/pinctrl@75C0000/qup_ssc1_se6_uart_active-C/soc/pinctrl@75C0000/qup_ssc1_se6_uart_sleep C-/soc/vdd_mxa C5/soc/vdd_mxc C=/soc/vdd_cxCD/soc/vdd_lpi_mxCO/soc/vdd_lpi_cxCZ/soc/clock-controller@100000C^/soc/clock-controller@1f40000Ck/soc/clock-controller@7700000C{/soc/clock-controller@6bc0000C�/soc/clock-controller@7b00000C�/soc/clock-controller@6e40000C�/soc/clock-controller@7880000C�/soc/cesta@7213000"C�/soc/qdss/tpath_lpass_lpi_dl_tpda+C�/soc/qdss/tpath_lpass_lpi_audio_hm_dl_tpdaC�/soc/qdss/tpath_lpi_stmC�/soc/qdss/tpath_lpi_etmD /soc/qdss/tpath_sdc_etmD/soc/qdss/tpath_stmD$/soc/qdss/tpath_sdc_itmD2/soc/qdss/tpath_lpass_lpi_nocDF/soc/qdss/tpath_lpi_aon_nocDX/soc/qdss/tpath_aocDb/soc/qdss/tpath_enpu0_nocDr/soc/qdss/tpath_enpu1_nocD�/soc/funnel@10041000D�/soc/funnel@11353000D�/soc/funnel@11304000D�/soc/funnel@11344000h/soc/tnoc@11331000C�/soc/tpda@11352000C�/soc/tpda@11347000D�/soc/systemcache@31800000D�/soc/ssc_ibi_cd_domainsE /soc/ibi_ssc_0_cfg@7500000E/soc/ibi_ssc_1_cfg@7510000E(/soc/ibi_ssc_2_cfg@7520000E6/soc/ibi_ssc_3_cfg@7530000ED/soc/ibi_ssc_4_cfg@7540000ER/soc/ibi_ssc_5_cfg@7550000E`/soc/ibi_ssc_6_cfg@7560000En/soc/ibi_ssc_7_cfg@7570000E|/soc/ibi_ssc_8_cfg@7580000E�/soc/ibi_ssc_9_cfg@7590000E�/soc/ibi_top_0_cfg@EC90000E�/soc/ibi_top_1_cfg@ECA0000E�/soc/ibi_top_2_cfg@ECB0000E�/soc/ibi_top_3_cfg@ECC0000E�/soc/ibi_top_4_cfg@ECD0000E�/soc/ibi_top_5_cfg@ECE0000E�/soc/ibi_top_6_cfg@ECF0000E�/soc/ibi_top_7_cfg@ED00000F/soc/ibi_top_8_cfg@ED10000F/soc/spmi-bus@c400000F/soc/spmi-bus@c400000/pmic@06F)/soc/spmi-bus@c400000/pmic@0/spmi-vadc@92/therm_tableF5/soc/spmi-bus@c4360009F?/soc/kernel_test_devices@0/interrupt-controller@10140000FD/sw'FG/sw/prm/prm_rsrcs/prm-regulator-b1b-e0'FN/sw/prm/prm_rsrcs/prm-regulator-l1b-e0'FU/sw/prm/prm_rsrcs/prm-regulator-l2b-e0'F\/sw/prm/prm_rsrcs/prm-regulator-l5b-e0(Fc/sw/prm/prm_rsrcs/prm-regulator-l15b-e0(Fk/sw/prm/prm_rsrcs/prm-regulator-l18b-e0'Fs/sw/prm/prm_rsrcs/prm-regulator-l1d-e0'Fz/sw/prm/prm_rsrcs/prm-regulator-l2d-e0'F�/sw/prm/prm_rsrcs/prm-regulator-l3d-e0'F�/sw/prm/prm_rsrcs/prm-regulator-l1f-e0'F�/sw/prm/prm_rsrcs/prm-regulator-l7m-e1'F�/sw/prm/prm_rsrcs/prm-regulator-l3i-e0(F�/sw/prm/prm_rsrcs/prm-regulator-ls1b-e0(F�/sw/prm/prm_rsrcs/prm-regulator-ls2b-e0(F�/sw/prm/prm_rsrcs/prm-regulator-ls3b-e0(F�/sw/prm/prm_rsrcs/prm-regulator-ls4b-e0F�/sw/prm/prm-pamF�/sw/prm/prm-pam/pcie0 modelcompatible#address-cells#size-cellsproc-namechip-infophandlesupported-hostshostremote-hostfifo-sizemtu-sizeirq-outqos-max-ratechannel-namemailbox-area-size-bytesmaster-mailbox-size-bytesmax-tx-pending-itemsis-mastermailbox-desc-starthost-nameidtransportremote-ssch-nameoptionsprioritystack-sizeintentstx-channelrx-channelhost-idfflagsmax-entriesdestprocirqcore-top-csr-strtcsr-basemutex-offsets-datawonce-offsetsregclientprotocol-nameprotocol-idxinterrupt-parentinterrupts#signalsclient-mappingoffsetout-masktimer-nametimer-freqtimer-numtimer-interruptngpioswidthqcom,strongpullegpiogpio-controller#gpio-cellsinterrupt-typesinterrupt-namessummary-targetprocglobal-ctxt-namemuxconfigqcom,slewrateqcom,sleep-configregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-init-microvoltqcom,resource-nameqcom,all-pd-regulatorqcom,lpr-enableqcom,drv-idreg-names#clock-cellsbase_portnum_portsatidsync_periodtpdm_nametpdatpda_portdatasetcmb_sizecti_channelscti_triggersdbg_regspwrdbg_ctrl_reglpi_funnellpi_funnel_portport_ddrss_lpi_ddrss_lpi_trace_noctpathcti_nametnoc_idtnoc_funnel_nametstypetpda_nameport_occupied_maskvaluellcc-common-regllcc-lcp-regpartial-cachelpi-basescidnum_ssc_qupibi_baseprotocolse_island_configtre_list_sizeibi_se_indexse_modeload_fwdfs_modeclock-namesclocksibi_idgpiigpii_irqmgr_irqstatusqup_idqup_common_offsetse_wrapper_base_offsetcore_frequencyqup_flagsnum_sesdc_gpii_listcore_offsetibi_instancese_flagsFIFO_MODEprotocol_supportedinterface_supportednum_gpiisring_size_multipliercore_irqpdc_irqparent_wakeup_gpioshared_seod_frequencyi2c_hs_i3c_src_freqis_pipeline_enablelog_levelpinctrl-namespinctrl-0pinctrl-1pinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9i2c_hubnum_top_qupsirq_numqup0_cfgqup1_cfgqup2_cfgqup3_cfgqup4_cfguStructVerpszInstNameuaMasterEApszHwioBaseuHwioBaseOffsetuHwioBasehBamDevuIntIduBamIntIduMyEEsmbus_clksmbus_datauGpioIntNumuaNumEndPointsuaVoltageVotebIsLpiTlmmLAuaEAuDataLineMasknum_device_propstlmm_name_strsvs_npa_stris_masterdefault_clock_gearprog_bam_trustisland_votesubsystem_sleep_votetlmm_offsettlmm_valsvs_npause_gpio_intno_retentionnum_local_portslocal_port_baselocal_channel_baseshared_channel_basenum_local_countersis_lpm_used_for_mgr_bam_translpm_mgr_sb_region_baselpm_mgr_sb_region_sizeis_lpm_sat_sb_region_dump_enablelpm_sat_sb_region_baselpm_sat_sb_region_sizeee_assignrevMmpmCoreIdTypeMmpmCoreInstanceIdTypepClientNamepwrCtrlFlagcallBackFlagMMPM_CallbackcbFcnStackSizegsi_patcsr_addrtcsr_gpii_offsettcsr_irqgpii_interruptsnum_gpiiactiveuse-interruptsidmidpmicbidtherm-tbllabelhw-chhw-settleavg-spdec-ratiocal-methodscalingscale-fcnpull-upasidint-tablearr_idhw-common-paramsadctm-hw-paramstrip-rangeinterrupt-controller#interrupt-cellsmessagetest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altPD_indicatortest_oem_entryservice_idinstance_idqdss_service_idpram_namepram_sizept_namewdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizeimage_idxeic_crash_enableeic_crash_typeeic_crash_delaypd_timeout_exit_msecthreshold_timeout_secnum_pdrs_logpd_binary_local_pathpd_binary_remote_pathpd_namepd_mon_install_attrpd_mon_image_sw_idsubdomain_namepd_mon_restart_enablepd_mon_dump_disablercinit_term_err_fatal_enablercinit_term_timeoutrcinit_term_timeout_group_0rcinit_term_timeout_group_1rcinit_term_timeout_group_2rcinit_term_timeout_group_3rcinit_term_timeout_group_4rcinit_term_timeout_group_5rcinit_term_timeout_group_6rcinit_term_timeout_group_7rcinit_term_latency_enableservreg_local_domainservreg_soc_nameservreg_domain_nameservreg_subdomain_nameservreg_qmi_instance_idssctl_srvsys_m_smem_ssr_reswdog_nmi_timewdog_bite_timewdog_bark_timewdog_statuswdog_ctlwdog_bite_nmiwdog_resetwdog_nmi_time_data_bmskwdog_bite_time_data_bmskwdog_bark_time_data_bmskwdog_ctl_wdog_to_nmi_en_bmskwdog_ctl_wdog_to_nmi_en_shftwdog_ctl_enable_bmskwdog_ctl_enable_shftwdog_reset_wdog_reset_shftimage_idclient_nameclient_idllccsscid-mapping-regclientsdump-poolsdiag_cmd_request_fdiag_start_stress_test_fdiag_stress_test_loopbackdiag_legacy_health_count_basediag_get_max_req_pkt_lendiag_delay_health_count_basediag_dcm_cmd_reg_test_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_flow_control_count_basediag_dsm_chained_count_basediag_get_cmd_reg_tbldiag_subsys_mask_retrieval_basediag_f3_trace_set_configdiag_tx_mode_configdiag_stress_test_delayed_rspdiag_drop_threshold_configdiag_query_enablediag_get_time_apidiag_get_drop_perdiag_uimage_health_statsdiag_start_stress_test_adv_fdiag_health_stats_basediag_get_set_drain_paramdiag_set_drain_propdiag_health_report_configdiag_get_set_client_settingsdiag_lock_buffer_apidiag_instance_id_basediag_err_ulog_sizediag_debug_ulog_sizediag_cmd_ulog_sizediag_data_ulog_sizediag_qdss_ulog_sizediag_ctrl_ulog_sizediag_listener_ulog_sizediag_sendbuf_dbg_ulog_sizediag_mpd_drain_timer_lendiag_mpd_buf_commit_thresh_perdiag_mpd_buf_drain_thresh_perdiag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_drain_timer_lendiag_event_send_maxdiag_event_heap_sizediag_ctrl_send_buf_sizediag_ctrl_read_buf_sizediag_cmd_read_buf_sizediag_event_sec_heap_sizediag_dci_read_buf_sizediag_rsp_heap_sizediag_heap_sizediag_f3_trace_buf_sizediag_buf_sizediag_rsp_alloc_retry_timer_lendiag_mask_notify_timer_lendiag_tx_sleep_threshold_defaultdiag_tx_sleep_time_defaultdiag_core_pd_drain_thresholddiag_sio_timeout_timer_lendiag_cmd_read_tout_timer_lendiag_max_active_listenersdiag_many_drain_per_markdiag_few_drain_per_markdiag_hdlc_pad_lendiag_stress_task_sleep_completediag_buf_commit_thresholddiag_buffer_default_lock_statediag_drop_flow_cnt_incrdiag_drop_per_step_maxdiag_drop_per_threshold_maxdiag_deferrable_timerdiag_deferrable_timer_exdiag_send_data_buf_size_maxdiag_min_send_data_sizediag_msg_fmt_str_arg_sizediag_event_rpt_pkt_len_size_nrtdiag_event_rpt_pkt_size_nrtdiag_event_send_max_nrtdiag_event_timer_len_nrtdiag_tx_sleep_threshold_nrtdiag_tx_sleep_time_nrtdiag_drain_timer_len_nrtdiagbuf_commit_threshold_nrtdiag_mpd_commit_thresh_nrt_perdiag_uimage_drain_timer_lendiag_uimage_buf_high_per_wmdiag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_pooldiag_early_log_controldiag_early_log_maskdiag_early_event_maskdiag_early_message_maskdiag_f3_trace_controldiag_f3_trace_detail_maskdiag_f3_trace_versionTHREAD_NUMBEROVERHANG_VOTE_TIMEOUT_MSDEBUG_LEVELbaseAddrphysAddrcoreIdpwrDomaincoreClockInstancesmasterBusPortInstancesslaveBusPortInstancesnumInstancesmemIdclkIdclkTypeclkCntlTypeclkNameclkSrcIdmemoryIdportConnectionbusClkregProgClocksicbarbMasteraccessPorticbarbSlavemasterPortslavePortpwrDomainNamepwrDomainTypeintrReinitTriggerintrReinitDonesecurityClocksclientNumrouteshw_instancemasterIcbPortslaveIcbPortminindex0index1index2index3index4index5index6index7index8index9index10GlbCtxtHWMutexNumberqcom,prm-queryqcom,prm-publish-rsrcsqcom,prm-rsrc-aliasqcom,prm-vregqcom,prm-controlqcom,prm-typeqcom,pm-indexqcom,pm-sidqcom,pm-bidqcom,prm-clockpam-namepam-mode-countpam-supplypam-modessocipcc_mprocipcc_compute_l0ipcc_compute_l1ipcc_periphipcc_fenceipcc_legacySystemTimerWakeUpTimertlmmibi_i3c_qup1_se4_sclibi_i3c_qup1_se4_sdaibi_i3c_qup1_se7_sclibi_i3c_qup1_se7_sdaibi_i3c_qup2_se0_sclibi_i3c_qup2_se0_sdaibi_i3c_qup2_se1_sclibi_i3c_qup2_se1_sdaibi_i3c_qup3_se1_sclibi_i3c_qup3_se1_sdaibi_i3c_qup3_se2_sclibi_i3c_qup3_se2_sdaibi_i3c_qup4_se0_sclibi_i3c_qup4_se0_sdaibi_i3c_qup4_se1_sclibi_i3c_qup4_se1_sdaibi_i3c_qup4_se2_sclibi_i3c_qup4_se2_sdaqup1_se0_l0qup1_se0_l1qup1_se0_l2qup1_se0_l3qup1_se1_l0qup1_se1_l1qup1_se1_l2qup1_se1_l3qup1_se2_l0qup1_se2_l1qup1_se2_l2qup1_se2_l3qup1_se2_l4qup1_se2_l5qup1_se2_l6qup1_se3_l0qup1_se3_l1qup1_se3_l2qup1_se3_l3qup1_se4_l0qup1_se4_l1qup1_se4_l2qup1_se4_l3qup1_se5_l0qup1_se5_l1qup1_se5_l2qup1_se5_l3qup1_se6_l0qup1_se6_l1qup1_se6_l2qup1_se6_l3qup1_se7_l0qup1_se7_l1qup1_se7_l2qup1_se7_l3qup2_se0_l0qup2_se0_l1qup2_se0_l2qup2_se0_l3qup2_se1_l0qup2_se1_l1qup2_se1_l2qup2_se1_l3qup2_se2_l0qup2_se2_l1qup2_se2_l2qup2_se2_l3qup2_se3_l0qup2_se3_l1qup2_se3_l2qup2_se3_l3qup2_se4_l0qup2_se4_l1qup2_se4_l2qup2_se4_l3qup3_se0_l0qup3_se0_l1qup3_se0_l2qup3_se0_l3qup3_se1_l0qup3_se1_l1qup3_se1_l2qup3_se1_l3qup3_se1_l4qup3_se1_l5qup3_se1_l6qup3_se2_l0qup3_se2_l1qup3_se2_l2qup3_se2_l3qup3_se3_l0qup3_se3_l1qup3_se3_l2qup3_se3_l3qup3_se4_l0qup3_se4_l1qup3_se4_l2qup3_se4_l3qup3_se4_l6qup3_se5_l0qup3_se5_l1qup3_se5_l2qup3_se5_l3qup4_se0_l0qup4_se0_l1qup4_se0_l2qup4_se0_l3qup4_se1_l0qup4_se1_l1qup4_se1_l2qup4_se1_l3qup4_se2_l0qup4_se2_l1qup4_se2_l2qup4_se2_l3qup4_se3_l0qup4_se3_l1qup4_se3_l2qup4_se3_l3qup4_se4_l0qup4_se4_l1qup4_se4_l2qup4_se4_l3top_qup1_se0_i2c_activetop_qup1_se0_i2c_sleeptop_qup1_se0_spi_activetop_qup1_se0_spi_sleeptop_qup1_se0_uart_activetop_qup1_se0_uart_sleeptop_qup1_se1_i2c_activetop_qup1_se1_i2c_sleeptop_qup1_se1_spi_activetop_qup1_se1_spi_sleeptop_qup1_se1_uart_activetop_qup1_se1_uart_sleeptop_qup1_se2_i2c_activetop_qup1_se2_i2c_sleeptop_qup1_se2_spi_activetop_qup1_se2_spi_sleeptop_qup1_se2_uart_activetop_qup1_se2_uart_sleeptop_qup1_se3_i2c_activetop_qup1_se3_i2c_sleeptop_qup1_se3_spi_activetop_qup1_se3_spi_sleeptop_qup1_se3_uart_activetop_qup1_se3_uart_sleeptop_qup1_se4_i2c_activetop_qup1_se4_i2c_sleeptop_qup1_se4_i3c_activetop_qup1_se4_i3c_sleeptop_qup1_se4_i3c_ibi_activetop_qup1_se4_i3c_ibi_sleeptop_qup1_se4_spi_activetop_qup1_se4_spi_sleeptop_qup1_se4_uart_activetop_qup1_se4_uart_sleeptop_qup1_se5_i2c_activetop_qup1_se5_i2c_sleeptop_qup1_se5_spi_activetop_qup1_se5_spi_sleeptop_qup1_se5_uart_activetop_qup1_se5_uart_sleeptop_qup1_se6_i2c_activetop_qup1_se6_i2c_sleeptop_qup1_se6_spi_activetop_qup1_se6_spi_sleeptop_qup1_se6_uart_activetop_qup1_se6_uart_sleeptop_qup1_se7_i2c_activetop_qup1_se7_i2c_sleeptop_qup1_se7_i3c_activetop_qup1_se7_i3c_sleeptop_qup1_se7_i3c_ibi_activetop_qup1_se7_i3c_ibi_sleeptop_qup1_se7_spi_activetop_qup1_se7_spi_sleeptop_qup1_se7_uart_activetop_qup1_se7_uart_sleeptop_qup2_se0_i2c_activetop_qup2_se0_i2c_sleeptop_qup2_se0_i3c_activetop_qup2_se0_i3c_sleeptop_qup2_se0_i3c_ibi_activetop_qup2_se0_i3c_ibi_sleeptop_qup2_se0_spi_activetop_qup2_se0_spi_sleeptop_qup2_se0_uart_activetop_qup2_se0_uart_sleeptop_qup2_se1_i2c_activetop_qup2_se1_i2c_sleeptop_qup2_se1_i3c_activetop_qup2_se1_i3c_sleeptop_qup2_se1_i3c_ibi_activetop_qup2_se1_i3c_ibi_sleeptop_qup2_se1_spi_activetop_qup2_se1_spi_sleeptop_qup2_se1_uart_activetop_qup2_se1_uart_sleeptop_qup2_se2_i2c_activetop_qup2_se2_i2c_sleeptop_qup2_se2_spi_activetop_qup2_se2_spi_sleeptop_qup2_se2_uart_activetop_qup2_se2_uart_sleeptop_qup2_se3_i2c_activetop_qup2_se3_i2c_sleeptop_qup2_se3_spi_activetop_qup2_se3_spi_sleeptop_qup2_se3_uart_activetop_qup2_se3_uart_sleeptop_qup2_se4_i2c_activetop_qup2_se4_i2c_sleeptop_qup2_se4_spi_activetop_qup2_se4_spi_sleeptop_qup2_se4_uart_activetop_qup2_se4_uart_sleeptop_qup3_se0_i2c_activetop_qup3_se0_i2c_sleeptop_qup3_se0_spi_activetop_qup3_se0_spi_sleeptop_qup3_se0_uart_activetop_qup3_se0_uart_sleeptop_qup3_se1_i2c_activetop_qup3_se1_i2c_sleeptop_qup3_se1_spi_activetop_qup3_se1_spi_sleeptop_qup3_se1_uart_activetop_qup3_se1_uart_sleeptop_qup3_se2_i2c_activetop_qup3_se2_i2c_sleeptop_qup3_se2_spi_activetop_qup3_se2_spi_sleeptop_qup3_se2_uart_activetop_qup3_se2_uart_sleeptop_qup3_se3_i2c_activetop_qup3_se3_i2c_sleeptop_qup3_se3_spi_activetop_qup3_se3_spi_sleeptop_qup3_se3_uart_activetop_qup3_se3_uart_sleeptop_qup3_se4_i2c_activetop_qup3_se4_i2c_sleeptop_qup3_se4_spi_activetop_qup3_se4_spi_sleeptop_qup3_se4_uart_activetop_qup3_se4_uart_sleeptop_qup3_se5_i2c_activetop_qup3_se5_i2c_sleeptop_qup3_se5_spi_activetop_qup3_se5_spi_sleeptop_qup3_se5_uart_activetop_qup3_se5_uart_sleeptop_qup4_se0_i2c_activetop_qup4_se0_i2c_sleeptop_qup4_se0_i3c_activetop_qup4_se0_i3c_sleeptop_qup4_se0_i3c_ibi_activetop_qup4_se0_i3c_ibi_sleeptop_qup4_se0_spi_activetop_qup4_se0_spi_sleeptop_qup4_se0_uart_activetop_qup4_se0_uart_sleeptop_qup4_se1_i2c_activetop_qup4_se1_i2c_sleeptop_qup4_se1_i3c_activetop_qup4_se1_i3c_sleeptop_qup4_se1_i3c_ibi_activetop_qup4_se1_i3c_ibi_sleeptop_qup4_se1_spi_activetop_qup4_se1_spi_sleeptop_qup4_se1_uart_activetop_qup4_se1_uart_sleeptop_qup4_se2_i2c_activetop_qup4_se2_i2c_sleeptop_qup4_se2_i3c_activetop_qup4_se2_i3c_sleeptop_qup4_se2_i3c_ibi_activetop_qup4_se2_i3c_ibi_sleeptop_qup4_se2_spi_activetop_qup4_se2_spi_sleeptop_qup4_se2_uart_activetop_qup4_se2_uart_sleeptop_qup4_se3_i2c_activetop_qup4_se3_i2c_sleeptop_qup4_se3_spi_activetop_qup4_se3_spi_sleeptop_qup4_se3_uart_activetop_qup4_se3_uart_sleeptop_qup4_se4_i2c_activetop_qup4_se4_i2c_sleeptop_qup4_se4_spi_activetop_qup4_se4_spi_sleeptop_qup4_se4_uart_activetop_qup4_se4_uart_sleeplpi_tlmmslimbus_clkslimbus_dataslimbus_default_gpio_cfgssc_tlmmssc_gpio_10_clkssc_gpio_11_clkssc_gpio_12_clkssc_gpio_13_clkssc_gpio_14_clkssc_gpio_15_clkssc_gpio_18_clkssc_gpio_19_clkssc_gpio_26_clkssc_gpio_27_clkssc_gpio_30_clkssc_gpio_31_clkssc_gpio_32_clkssc_gpio_33_clkssc_gpio_34_clkssc_gpio_35_clkssc_gpio_6_clkssc_gpio_7_clkssc_qup0_se0_l0ssc_qup0_se0_l1ssc_qup0_se1_l0ssc_qup0_se1_l1ssc_qup0_se2_l0ssc_qup0_se2_l1ssc_qup0_se2_l2ssc_qup0_se2_l3ssc_qup0_se2_l4ssc_qup0_se2_l5ssc_qup0_se3_l0ssc_qup0_se3_l1ssc_qup0_se4_l0ssc_qup0_se4_l1ssc_qup0_se4_l2ssc_qup0_se4_l3ssc_qup0_se4_l4ssc_qup0_se4_l5ssc_qup0_se5_l0ssc_qup0_se5_l1ssc_qup0_se5_l2ssc_qup0_se5_l3ssc_qup0_se6_l0ssc_qup0_se6_l1ssc_qup0_se6_l2ssc_qup0_se6_l3ssc_qup0_se7_l0ssc_qup0_se7_l1ssc_qup0_se7_l2ssc_qup0_se7_l3ssc_qup1_se0_l0ssc_qup1_se0_l1ssc_qup1_se1_l0ssc_qup1_se1_l1ssc_qup1_se2_l0ssc_qup1_se2_l1ssc_qup1_se2_l2ssc_qup1_se2_l3ssc_qup1_se3_l0ssc_qup1_se3_l1ssc_qup1_se4_l0ssc_qup1_se4_l1ssc_qup1_se5_l0ssc_qup1_se5_l1ssc_qup1_se5_l2ssc_qup1_se5_l3ssc_qup1_se6_l0ssc_qup1_se6_l1ssc_qup1_se6_l2ssc_qup1_se6_l3qup_ssc0_se0_i2c_activequp_ssc0_se0_i2c_sleepqup_ssc0_se0_i3c_activequp_ssc0_se0_i3c_sleepqup_ssc0_se0_i3c_ibi_activequp_ssc0_se0_i3c_ibi_sleepqup_ssc0_se1_i2c_activequp_ssc0_se1_i2c_sleepqup_ssc0_se1_i3c_activequp_ssc0_se1_i3c_sleepqup_ssc0_se1_i3c_ibi_activequp_ssc0_se1_i3c_ibi_sleepqup_ssc0_se2_i2c_activequp_ssc0_se2_i2c_sleepqup_ssc0_se2_i3c_activequp_ssc0_se2_i3c_sleepqup_ssc0_se2_i3c_ibi_activequp_ssc0_se2_i3c_ibi_sleepqup_ssc0_se2_spi_activequp_ssc0_se2_spi_sleepqup_ssc0_se2_spi_3w_sleepqup_ssc0_se2_spi_3w_activequp_ssc0_se3_i2c_activequp_ssc0_se3_i2c_sleepqup_ssc0_se3_i3c_activequp_ssc0_se3_i3c_sleepqup_ssc0_se3_i3c_ibi_activequp_ssc0_se3_i3c_ibi_sleepqup_ssc0_se4_i2c_activequp_ssc0_se4_i2c_sleepqup_ssc0_se4_spi_activequp_ssc0_se4_spi_sleepqup_ssc0_se4_spi_3w_activequp_ssc0_se4_spi_3w_sleepqup_ssc0_se5_i2c_activequp_ssc0_se5_i2c_sleepqup_ssc0_se5_spi_activequp_ssc0_se5_spi_sleepqup_ssc0_se5_spi_3w_activequp_ssc0_se5_spi_3w_sleepqup_ssc0_se5_uart_activequp_ssc0_se5_uart_sleepqup_ssc0_se6_i2c_activequp_ssc0_se6_i2c_sleepqup_ssc0_se6_i3c_activequp_ssc0_se6_i3c_sleepqup_ssc0_se6_i3c_ibi_activequp_ssc0_se6_i3c_ibi_sleepqup_ssc0_se6_uart_activequp_ssc0_se6_uart_sleepqup_ssc0_se7_i2c_activequp_ssc0_se7_i2c_sleepqup_ssc0_se7_uart_activequp_ssc0_se7_uart_sleepqup_ssc1_se0_i2c_activequp_ssc1_se0_i2c_sleepqup_ssc1_se0_i3c_activequp_ssc1_se0_i3c_sleepqup_ssc1_se0_i3c_ibi_activequp_ssc1_se0_i3c_ibi_sleepqup_ssc1_se1_i2c_activequp_ssc1_se1_i2c_sleepqup_ssc1_se1_i3c_activequp_ssc1_se1_i3c_sleepqup_ssc1_se1_i3c_ibi_activequp_ssc1_se1_i3c_ibi_sleepqup_ssc1_se2_i2c_activequp_ssc1_se2_i2c_sleepqup_ssc1_se2_i3c_activequp_ssc1_se2_i3c_sleepqup_ssc1_se2_i3c_ibi_activequp_ssc1_se2_i3c_ibi_sleepqup_ssc1_se2_spi_activequp_ssc1_se2_spi_sleepqup_ssc1_se2_spi_3w_activequp_ssc1_se2_spi_3w_sleepqup_ssc1_se3_i2c_activequp_ssc1_se3_i2c_sleepqup_ssc1_se3_i3c_activequp_ssc1_se3_i3c_sleepqup_ssc1_se3_i3c_ibi_activequp_ssc1_se3_i3c_ibi_sleepqup_ssc1_se4_i2c_activequp_ssc1_se4_i2c_sleepqup_ssc1_se5_i2c_activequp_ssc1_se5_i2c_sleepqup_ssc1_se5_spi_activequp_ssc1_se5_spi_sleepqup_ssc1_se5_spi_3w_activequp_ssc1_se5_spi_3w_sleepqup_ssc1_se6_i2c_activequp_ssc1_se6_i2c_sleepqup_ssc1_se6_i3c_activequp_ssc1_se6_i3c_sleepqup_ssc1_se6_i3c_ibi_activequp_ssc1_se6_i3c_ibi_sleepqup_ssc1_se6_uart_activequp_ssc1_se6_uart_sleepvdd_mxavdd_mxcvdd_cxvdd_lpi_mxvdd_lpi_cxgcclpass_aon_cclpass_aon_mx_cclpass_audio_cclpass_core_cclpass_lpmla_ccscclpass_cestatpath_lpass_lpi_dl_tpdatpath_lpass_lpi_audio_hm_dl_tpdatpath_lpi_stmtpath_lpi_etmtpath_sdc_etmtpath_stmtpath_sdc_itmtpath_lpass_lpi_noctpath_lpi_aon_noctpath_aoctpath_enpu0_noctpath_enpu1_nocin_fun0_in_fun0_cxatbfunnellpass_lpi_fun1_fun1_cxatbfunnelaoss_apb_fun0lpass_lpi_fun0_fun0_cxatbfunnelsystemcache0ssc_ibi_cd_domainsibi_ssc_0_cfgibi_ssc_1_cfgibi_ssc_2_cfgibi_ssc_3_cfgibi_ssc_4_cfgibi_ssc_5_cfgibi_ssc_6_cfgibi_ssc_7_cfgibi_ssc_8_cfgibi_ssc_9_cfgibi_top_0_cfgibi_top_1_cfgibi_top_2_cfgibi_top_3_cfgibi_top_4_cfgibi_top_5_cfgibi_top_6_cfgibi_top_7_cfgibi_top_8_cfgspmi_buspmk8850_0therm_tablespmi_bus1intcswB1B_E0L1B_E0L2B_E0L5B_E0L15B_E0L18B_E0L1D_E0L2D_E0L3D_E0L1F_E0L7M_E1L3I_E0LS1B_E0LS2B_E0LS3B_E0LS4B_E0pampcie0� ��x8 �(� Xqcom,kaanapaliqcom,kaanapali board-id!,audio_process-kaanapali-1.0-adsp6�soc @cxstmtrace@16000000qcom,stmtraceHL�V@lpistmtrace@7100000qcom,stmtraceHL�V@sw@corecpt_boot_test ``lwtest1������ ����lw*�My Secret Message, Please keep it secret!test2test_types�����U���� ��󵳥�U#4������������4Vx�eC!%���(<�������穣����4Vx����ܺ�vT2Mtest_pic_3 qcom,picd test_uart1 qcom,uartd � lbaserxtxtest_uart2 qcom,uartd PD_Access_controlvUOEM_Flavor_Validation�mprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config��!debugtraceqcom,debugtrace� debugtoolstms_diagqcom,tms_diag��eic qcom,eic���Zversion_tblqcom,image_version_tbl_idx�servicestunadynamic_heapqcom,dynamic_heapclient_id_configclient_id_00�DYNAMIC_MEM_CLIENT_ID_SENSORclient_id_01�DYNAMIC_MEM_CLIENT_ID_TESTpowerqdsp_pmpdqcom,pd-audio-processdiagqcom,audio_user_diagcfgdiagcfg_cmd&g6iI=g������ �diagcfg_param� "6P�e���2�������3Ib|� �AUDIO_ISLAND_TCM_PHYSPOOL�QSH_ISLAND_POOL__symbols__�/soc�/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandleregbase_portnum_portstest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altreg-namesPD_indicatortest_oem_entryservice_idinstance_idqdss_service_idimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxclient_nameclient_idQDI_QDSP_PM_USER_IDdiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_poolsocsw� ���8 �(� �qcom,kaanapaliqcom,kaanapali board-id,qsh_process-kaanapali-1.0-adsp6�soc @cxstmtrace@16000000qcom,stmtraceHL@V@lpistmtrace@7100000qcom,stmtraceHL@V@sw@corecpt_boot_testPD_Access_control`XOEM_Flavor_Validationmmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config|�"debugtraceqcom,debugtrace� productssdcloaderqcom,sdcloadersdc_params�<�������a�sdc_physpool�*'P?powerqdsp_pmpdqcom,pd-qsh-processTdebugtoolstms_diagqcom,tms_diagh�eic qcom,eicq��Zversion_tblqcom,image_version_tbl_idx�servicestunadynamic_heapqcom,dynamic_heapclient_id_configclient_id_00�DYNAMIC_MEM_CLIENT_ID_SENSOR�client_id_01�DYNAMIC_MEM_CLIENT_ID_TEST�diagqcom,sensor_user_diagcfgdiagcfg_cmd�h�j�=1Le ~'diagcfg_param�� �����42H�^{������0 NQSH_ISLAND_POOL_QSH_ISLAND_POOLqup_user_pd_featureqcom,sw-qup-user-pd-controlleru__symbols__�/soc�/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandleregbase_portnum_portsPD_indicatortest_oem_entryservice_idinstance_idqdss_service_idwdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizeQDI_QDSP_PM_USER_IDimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxclient_nameclient_iddiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_pooluser_pd_island_enabledsocsw� �� H8(E�qcom,kaanapaliqcom,kaanapali board-id,ois_process-kaanapali-1.0-adsp6�soc @sw@corecpt_boot_testPD_Access_controlH`OEM_Flavor_ValidationUmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_configdo$debugtoolstms_diagqcom,tms_diag{Peic qcom,eic���Zversion_tblqcom,image_version_tbl_idx�powerqdsp_pmpdqcom,pd-ois-process�servicestunadynamic_heapqcom,dynamic_heapclient_id_configclient_id_00�DYNAMIC_MEM_CLIENT_ID_SENSOR�client_id_01�DYNAMIC_MEM_CLIENT_ID_TEST�diagqcom,ois_user_diagcfgdiagcfg_cmd�{�| =)DXs� �diagcfg_param�� ���'C�[2o�������� $__symbols__>/socB/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandlePD_indicatortest_oem_entryservice_idinstance_idimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxQDI_QDSP_PM_USER_IDclient_nameclient_iddiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizesocsw� �� 8�(;�qcom,kaanapaliqcom,kaanapaliboard-iddefault_process�% 0 modelcompatibleproc-namechip-infoboard-infois-overlay��h S�VU3^�q�|Sf5^��4���?�;&�ߝ���E/���-���1����d5e��4i�Hȸ��[m��B��r��'��I~���\b�� ���?��0d0(����TNiB�@���EK6�L�R��=Qɴ�$~;��N� ���0eND���a vUwX���d���� ��� �)��`QD|�DL��D2s= !'�0��0�:�0 *�H�=0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0 251111230959Z 451106230959Z0f1 0 UUS10U California10USecTools Test User10U SecTools10U San Diego0v0*�H�=+�"b�����?�t��8�O$\2�*v��F�����a>ye������~|�ߒ���SN�>��Կ��Rܲ��Ŀ����(M'f ]P3�o0m0U#0���w���DM2�@tXϙ�L�0 U00 U�0U% 0 +0U釴Y y��`��v��30 *�H�=i0f1�>!��H�=6��� �U�Xz^��4p�!�:��^�\�z�~J�K�k1��z�eJC�O��nX͓��C a��:�''�u�]�i��a���>� �%0��0�u�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215215Z 360316215215Z0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*�H�=+�"b�T�}��I%���O�[�H���p����]�� f�{�I/C#�9g@�q�Kx�?jE���yAs�Ԝh�'�$,���H pe���y�py�P5��`0^0U#0�o�q�'�� s� ֟>q�b0U��w���DM2�@tXϙ�L�0U0�0 U0 *�H�=i0f1�‚_H��9<�}��� ͣ�����b�:v࣮^6��+<�[��61�ft���Wzcv�ž�$��ֱ(9� � @�n���)f��>�F�߲40��0�N�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215211Z 360316215211Z0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*�H�=+�"b3��x�~� �ҩ���/פ{���Py�jh`��7_�줎��j^��K1o�$�lTg ]���ء�[�SQ�q6 /�PZ����o�T:ާ�%i�1>}���`�<0:0Uo�q�'�� s� ֟>q�b0 U0�0 U0 *�H�=h0e0u�(�C9�u���T(&�\�L<�t���Bv���ɿ�xJ��܀s6U�1�H�/�h#8o&& �� ��>Ga���T�׍)��,$���W�������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������
webs 1.0 - Enhanced UI